Cyclone: A broadcast-free dynamic instruction scheduler with selective replay

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2003, Pages 253-262

  Ernst, Dan ^a   Hamel, Andrew ^a   Austin, Todd ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; DYNAMIC PROGRAMMING; LOGIC PROGRAMMING; PIPELINE PROCESSING SYSTEMS; PROGRAM COMPILERS; QUEUEING NETWORKS; REQUIREMENTS ENGINEERING; TIME SHARING PROGRAMS;

COMPILE TIME SOLUTION; CYCLONE SCHEDULER; DYNAMIC INSTRUCTION SCHEDULER; FAST INSTRUCTION ISSUE LOGIC; RUN TIME SCHEDULING; SINGLE PASS INSTRUCTION SCHEDULING ALGORITHM;

REDUCED INSTRUCTION SET COMPUTING;

EID: 0038346229     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. V. Agarwal, M. S. Hrishikesh, S. W. Keckler, and D. Burger. Clock Rate Versus IPC: The End of the Road for Conventional Microarchitectures, In Proceedings of the 27th International Symposium on Computer Architecture (ISCA-27), June 2000.
2. Todd Austin, Eric Larson, Dan Ernst. SimpleScalar: an Infrastructure for Computer System Modeling, IEEE Computer, Volume 35, Issue 2, Feb 2002.
3. Mary D. Brown, Jared Stark, Yale N. Patt. Select-Free Instruction Scheduling Logic, In Proceedings of the International Symposium on Microarchitecture (MICRO-34), December 2001.
4. George Z. Chrysos and Joel S. Emer. Memory Dependence Prediction Using Store Sets. In Proceedings of the 25th International Symposium on Computer Architecture (ISCA-25), June 1998.
5. Dan Ernst and Todd Austin. Efficient Dynamic Scheduling through Tag Elimination, In Proceedings of the 29th International Symposium on Computer Architecture (ISCA-29), May 2002.
6. Masahiro Goshima et al. A High-Speed Dynamic Instruction Scheduling Scheme for Superscalar Processors, In Proceedings of the 34th annual ACM/IEEE International Symposium on Microarchitecture (MICRO-34), December 2001.
7. J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach, 3rd edition, Morgan Kaufmann Publishers, 2002.
8. Intel Itanium Architecture Reference Manual, http://www.intel.com/design/itanium/manuals.htm.
9. Ho-Seop Kim and James E. Smith. An Instruction Set Architecture and Microarchitecture for Instruction Level Distributed Processing, In Proceedings of the International Symposium on Computer Architecture (ISCA-29), May 2002.
10. Alvin R. Lebeck, Jinson Koppanalil, Tong Li, Jaidev Patwardhan, and Eric Rotenberg. A Large, Fast Instruction Window for Tolerating Cache Misses, In Proceedings of the International Symposium on Computer Architecture (ISCA-29), May 2002.
11. S. A. Mahlke, W. Y. Chen, R. E. Hank, W.M. W. Hwu, B. R. Rau, and M. S. Schlansker. Sentinel scheduling for VLIW and superscalar processors, ACM Transactions on Computer Systems, 11(4):376-408, 1993.
12. Pierre Michaud and André Seznec. Data-flow Prescheduling for Large Instruction Windows in Out-of-order processors. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA-6), January 2001.
13. Michael F. Miller, Kenneth J. Janik, and Shih-Lien Lu. Non-stalling Counterflow Architecture, In Proceedings of the Conference on High Performance Computer Architecture (HPCA-4), May 1998.
14. E. Morancho, J.M. Llaberia, A. Olive. Recovery Mechanism for Latency Misprediction, In Proceedings of the 2001 International Symposium on Parallel Architectures and Compilation Techniques (PACT-2001), September 2001.
15. The MOSIS Service, http://www.mosis.com
16. Steven S. Muchnick. Advanced Compiler Design & Implementation, Morgan Kaufmann Publishers, 1997.
17. J.M. Mulder, N.T. Quach, and M.J. Flynn. An Area Model for On-chip Memories and its Application, In IEEE Journal of Solid-State Circuits, Volume 26 Issue 2, Feb 1991.
18. Alexandra Nicolau, Run-Time Disambiguation: Coming with Statically Unpredictable Dependencies, IEEE Transactions Computers, Volume 38 No. 5, May 1989.
19. S. Palacharla, N. P. Jouppi, and J. Smith. Complexity-effective Superscalar Processors, In Proceedings of the 24th Annual International Symposium on Computer Archtecture (ISCA-24), June 1997.
20. S. Raasch, N. Binkert, and S. Reinhardt. A Scalable Instruction Queue Design Using Dependence Chains, In Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA-29), May 2002.
21. Anne Rogers and Kai Li, Software Support for Speculative Loads, In Proceedings of the Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '92), 1992.
22. A. Seznec, E. Toullec, O. Rochecouste. Register Write Specialization Register Read Specialization: A Path to Complexity Effective Wide Issue Superscalar Processors, In Proceedings of the 35th International Symposium on Microarchitecture (MICRO-35), November 2002.
23. Timothy Sherwood, Erez Perelman, Greg Hamerly and Brad Calder. Automatically Characterizing Large Scale Program Behavior, In Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2002), October 2002.
24. Michael D. Smith, Mark Horowitz and Monica S. Lam. Efficient Superscalar Performance Through Boosting, In Proceedings of the Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '92), 1992.
25. Standard Performance Evaluation Corporation, http://www.specbench.org.
26. R.F. Sproull, E.I. Sutherland and C.E. Molnar. The Counterflow Pipeline Processor Architecture, IEEE Design and Test of Computers, Vol. 11 No. 3, Fall 1994.
27. J. Stark, M. D. Brown, Y. N. Patt. On Pipelining Dynamic Instruction Scheduling Logic, In Proceedings of the International Symposium on Microarchitecture (MICRO-33), December 2000.
28. John F. Wakerly. Digital Design Principles and Practices, 3rd edition, Prentice Hall, 2001.
29. K.C. Yeager. The MIPS R10000 Superscalar Microprocessor, IEEE Micro, Volume 16, Issue 2, April 1996.