Roughness of microarchitectural design topologies and its implications for optimization

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2008, Pages 240-251

  Lee, Benjamin C ^a   Brooks, David ^a  

^a HARVARD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLASSICAL OPTIMIZATIONS; CONTOUR MAPS; DESIGN TOPOLOGIES; GRADIENT ASCENTS; MACHINE LEARNINGS; MICROARCHITECTURAL ANALYSIS; MICROARCHITECTURAL DESIGNS; MULTI-DIMENSIONAL; OPTIMIZATION HEURISTICS; OPTIMIZATION METHODS; REGRESSION MODELS; STATISTICAL INFERENCES;

COMPUTERS; DESIGN; LEARNING SYSTEMS; MACHINE DESIGN; OPTIMIZATION; REGRESSION ANALYSIS; TOPOLOGY;

COMPUTER ARCHITECTURE;

EID: 57749176188     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2008.4658643     Document Type: Conference Paper

References (20)

1. D. Brooks, P. Bose, V. Srinivasan, M. Gschwind, P. G. Emma, and M. G. Rosenfield. New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors. IBM Journal of Research and Development, 47(5/6), Oct/Nov 2003.
2. E.Ipek, S.A.McKee, B. de Supinski,M. Schulz, and R. Caruana. Efficiently exploring architectural design spaces via predictive modeling. In ASPLOS-XII: Architectural support for programming languages and operating systems, October 2006.
3. S. Eyerman, L. Eeckhout, and K. D. Bosschere. Efficient design space exploration of high performance embedded out-of-order processors. In Design, Automation, and Test in Europe, March 2006.
4. P. Green and B. Silverman. Nonparametric regression and generalized linear models: A roughness penalty approach. Monographs on Statistics and Applied Probability, 1994.
5. F. Harrell. Regression modeling strategies. Springer, 2001.
6. V. Iyengar, L. Trevillyan, and P. Bose. Representative traces for processor models with infinite cache. In Proceedings of the 2nd Symposium on High Performance Computer Architecture, February 1996.
7. P. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. A predictive performance model for superscalar processors. In Micro-39: International Symposium on Microarchitecture, December 2006.
8. T. Karkhanis and J. Smith. Automated design of application specific superscalar processors: an analytical approach. In International Symposium on Computer Architecture, June 2007.
9. B. Lee and D. Brooks. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In ASPLOS-XII: International Conference on Architectural Support for Programming Languages and Operating Systems, October 2006.
10. B. Lee and D. Brooks. Illustrative design space studies with microarchitectural regression models. In HPCA'07: International Symposium on High-Performance Computer Architecture, February 2007.
11. D. Markovic, V. Stojanovic, B. Nikolic, M. Horowitz, and R. Broderson. Methods for true energy-performance optimization. IEEE Journal of Solid-State Circuits, 39(8), August 2004.
12. M. Moudgill, J. Wellman, and J. Moreno. Environment for powerpc microarchitecture exploration. IEEE Micro, 19(3):9-14, May/June 1999.
13. M. Oskin, F. Chong, and M. Farren. Hls: Combining statistical and symbolic simulation to guide microprocessor designs. In ISCA-27: International Symposium on Computer Architecture, June 2000.
14. A. Phansalkar, A. Joshi, L. Eeckhout, and L. John. Measuring program similarity: experiments with spec cpu benchmark suites. In ISPASS05: International Symposium on Performance Analysis of Systems and Software, March 2005.
15. R Development Team. R Language Definition.
16. P. Shivakumar and N. Jouppi. An integrated cache timing, power, and area model. In Technical Report 2001/2, Compaq Computer Corporation, August 2001.
17. J. Yi, D. Lilja, and D. Hawkins. A statistically rigorous approach for improving simulation methodology. In HPCA: International Symposium on High-Performance Computer Architecture, Feb 2003.
18. V. Zyuban. Inherently lower-power high-performance superscalar architectures. In Ph.D. Thesis, University of Notre Dame, March 2000.
19. V. Zyuban, D. Brooks, V. Srinivasan, M. Gschwind, P. Bose, P. Strenski, and P. Emma. Integrated analysis of power and performance for pipelined microprocessors. IEEE Transactions on Computers, Aug 2004.
20. V. Zyuban and P. Strenski. Balancing hardware intensity in microprocessor pipelines. IBM Journal of Research and Development, 47(5/6), Oct/Nov 2003.