Memory access scheduling schemes for systems with multi-core processors

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2008, Pages 406-413

  Zheng, Hongzhong ^a   Lin, Jiang ^b   Zhang, Zhao ^b   Zhu, Zhichun ^a  

^a University of Illinois   (United States)

^b Iowa State University

Author keywords

[No Author keywords available]

Indexed keywords

CORE PROCESSORS; LIMITED MEMORIES; MEMORY ACCESSES; MEMORY SCHEDULING; MEMORY SUB SYSTEMS; OVERALL PERFORMANCES; PROCESSOR CORES; PROGRAM EXECUTIONS; SCHEDULING SCHEMES; SHORTTERM GAINS; SIMULATION RESULTS;

DATA STORAGE EQUIPMENT; MULTIPROGRAMMING; PROGRAM PROCESSORS; SCHEDULING;

MULTITASKING;

EID: 55849131856     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2008.53     Document Type: Conference Paper

References (20)

1. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The m5 simulator: Modeling networked systems. IEEE Micro, 26(4): 52-60, 2006.
2. J. Carter, W. Hsieh, L. Stoller, M. Swansony, L. Zhang, E. Brunvand, A. Davis, C.-C. Kuo, R. Kuramkote, M. Parker, L. Schaelicke, and T. Tateyama. Impulse: Building a smarter memory controller. In Proc. of the Fifth Intl. Symp. on High-Performance Computer Architecture, pages 70-79, Jan. 1999.
3. V. Cuppu and B. Jacob. Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance? In Proc. of the 28th Intl. Symp. on Computer Architecture, pages 62-71, June 2001.
4. R. Gabor, S. Weiss, and A. Mendelson. Fairness and throughput in switch on event multithreading. In Proc. of the 39th Intl. Symp. on Microarchitecture, pages 149-160, Dec. 2006.
5. S. I. Hong, S. A. McKee, M. H. Salinas, R. H. Klenke, J. H. Aylor, and W. A. Wulf. Access order and effective bandwidth for streams on a Direct Rambus memory. In Proc. of the Fifth Intl. Symp. on High-Performance Computer Architecture, pages 80-89, Jan. 1999.
6. I. Hur and C. Lin. Adaptive history-based memory schedulers. In Proc. of the 37th Intl. Symp. on Microarchitecture, pages 343-354, Dec. 2004.
7. C. Isci, G. Contreras, and M. Martonosi. Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In Proc. of the 39th Intl. Symp. on Microarchitecture, pages 359-370, Dec. 2006.
8. S. A. McKee, A. Aluwihare, B. H. Clark, R. H. Klenke, T. C. Landon, C. W. Oliver, M. H. Salinas, A. E. Szymkowiak, K. L. Wright, W. A. Wulf, and J. H. Aylor. Design and evaluation of dynamic access ordering hardware. In Proc. of the Tenth Intl. Conf. on Supercomputing, pages 125-132, May 1996.
9. S. A. McKee and W. A. Wulf. Access ordering and memory-conscious cache utilization. In Proc. of the First Intl. Symp. on High-Performance Computer Architecture, pages 253-262, Jan. 1995.
10. S. A. Moyer. Access Ordering and Effective Memory Bandwidth. PhD thesis, University of Virginia, Department of Computer Science, Apr. 1993. Also as TR CS-93-18.
11. O. Mutlu and T. Moscibroda. Stall-time fair memory access scheduling for chip multiprocessors. In Proc. of the 40th Intl. Symp. on Microarchitecture, pages 208-222, Dec. 2007.
12. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair Queuing CMP Memory Systems. In Proc. of the 39th Intl. Symp. on Microarchitecture, pages 208-222, Dec. 2006.
13. S. Rixner. Memory controller optimizations for web servers. In Proc. of the 37th Intl. Symp. on Microarchitecture, pages 355-366, Dec. 2004.
14. S. Rixner, W J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. In Proc. of the 27th Intl. Symp. on Computer Architecture, pages 128-138, June 2000.
15. J. Shao and B. T. Davis. A burst scheduling access reordering mechanism. In Proc. of the 13th Intl. Symp. on High-Performance Computer Architecture, pages 285-294, Feb. 2007.
16. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proc. of the Tenth Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 45-57, Oct. 2002.
17. A. Snavely, D. M. Tullsen, and G. Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In Proc. of the 2002 ACM SIGMETRICS Intl. Conf. on Measurement and Modeling of Computer Systems, pages 66-76, 2002.
18. Q. Wu, M. Martonosi, D. W. Clark, V. J. Reddi, D. Connors, Y. Wu, J. Lee, and D. Brooks. A dynamic compilation framework for controlling microprocessor energy and performance. In Proc. of the 38th Intl. Symp. on Microarchitecture, pages 271-282, 2005.
19. Z. Zhu and Z. Zhang. A performance comparison of dram memory system optimizations for SMT processors. In Proc. of the 11th Intl. Symp. on High-Performance Computer Architecture, pages 213-224, 2005.
20. Z. Zhu, Z. Zhang, and X. Zhang. Fine-grain priority scheduling on multi-channel memory systems. In Proc. of the Eighth Intl. Symp. on High-Performance Computer Architecture, pages 107-116, Feb. 2002.