Constraint-driven floorplan repair

ACM Transactions on Design Automation of Electronic Systems

Volumn 13, Issue 4, 2008, Pages

  Moffitt, Michael D ^a   Roy, Jarrod A ^b   Markov, Igor L ^b   Pollack, Martha E ^b  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Constraints; Floorplanning; Legalization

Indexed keywords

ALGORITHMIC FRAMEWORK; CONSTRAINTS; DESIGN CONSTRAINTS; FIXED-OUTLINE; FLOORPLANNING; GRADUAL MODIFICATIONS; GRAPH-BASED; INITIAL DESIGN; LEGALIZATION; PLACEMENT ALGORITHMS;

DESIGN; MAINTENANCE;

REPAIR;

EID: 53849137014     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1391962.1391975     Document Type: Article

References (15)

1. ADYA, S. N. AND MARKOV, I. L. 2003. Fixed-outline floorplanning: Enabling hierarchical Design. In IEEE Trans. VLSI Syst. 11, 6, 1120-1135.
2. BRENNER, U., PAULI, A., AND VYGEN, J. 2004. Almost optimum placement legalization by minimum cost flow and dynamic programming. In Proceedings of the 2004 International Symposium on Physical Design (Phoenix, AZ). ACM, New York. 2-9.
3. CHANG, C., CONG, J., AND YUAN, X. 2003. Multi-level placement for large-scale mixed-size IC designs. In Proceedings of ASP-DAC, 325-330.
4. CONG, J., ROMESIS, M., AND SHINNERL, J. R. 2005a. Fast floorplanning by look-ahead enabled recursive bipartitioning. In Proceedings of ASP-DAC, pp. 1119-1122.
5. CONG, J., ROMESIS, M., AND SHINNERL, J. R. 2005b. Robust mixed-size placement under tight white-space constraints. In Proceedings of ICCAD, pp. 165-172.
6. CONG, J. AND XIE, M. 2006. A robust detailed placement for mixed-size IC designs. In Proceedings of ASP-DAC, pp. 188-194.
7. KAHNG, A. B., REDA, S., AND WANG, Q. 2005. Architecture and details of a high quality, large-scale analytical placer. In Proceedings of ICCAD, pp. 891-898.
8. KHATKHATE, A., LI, C., AGNIHOTRI, A. R., YILDIZ, M. C., ONO, S., KOH, C.-K., AND MADDEN, P. H. 2004. Recursive bisection-based mixed block placement. In Proceedings of the 2004 International Symposium on Physical Design (Phoenix, AZ). ACM, New York, 84-89.
9. MOFFITT, M. D., NG, A. N., MARKOV, I. L., AND POLLACK, M. E. 2006. Constraint-driven floorplan repair. In Proceedings of DAC, pp. 1103-1108.
10. MOFFITT, M. D., AND POLLACK., M. E. 2006. Optimal rectangle packing: a meta-CSP approach. In Proceedings of ICAPS, pp. 93-102.
11. NAG, S. AND CHAUDHARY, K. 1999. Post-placement residual-overlap removal with minimal movement, In Proceedings of DATE, pp. 581-586.
12. REN, H., PAN, D. Z. ALPERT, C. J., AND VILLARRUBIA, R 2005. Diffusion-based placement migration. In Proceedings of DAC, pp. 515-520.
13. ROY, J. A., ADYA, S. N., PAPA, D. A., AND MARKOV., I. L. 2006. Min-cut floorplacement. In IEEE Trans. CAD 25, 7, 1313-1326.
14. YAO, B., CHEN, H., CHENG, C.-K., AND GRAHAM, R. 2003. Floorplan representations: Complexity and connections. In ACM Trans. Des. Automat. Elect. Syst. 8, 1, 55-80.
15. YOUNG, E., HO, M. L., AND CHU, C 2002. A unified method to handle different kinds of placement constraints in floorplan design. In Proceedings of ASP-DAC, pp. 661-670.