Supply voltage reduction in SRAMs: Impact on static noise margins

2008 IEEE International Conference on Automation, Quality and Testing, Robotics, AQTR 2008 - THETA 16th Edition - Proceedings

Volumn 1, Issue , 2008, Pages 73-78

  Vatajelu, E I ^a   Figueras, J ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

6T-SRAM; HSPICE SIMULATIONS; INTERNATIONAL CONFERENCES; NANOMETRIC; PROCESS VARIATIONS; SRAM MODULE; STATIC NOISE; STATIC POWER CONSUMPTION; STATIC-NOISE MARGIN; SUPPLY VOLTAGE REDUCTION; SUPPLY VOLTAGES;

AUTOMATION; CMOS INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; ROBOTICS; TECHNOLOGY;

STATIC RANDOM ACCESS STORAGE;

EID: 51949113475     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AQTR.2008.4588710     Document Type: Conference Paper

References (10)

1. H. Qui, Y. Cao, D. Markovic, A. Vladimirescu and J. Rabaey, "SRAM leakage suppression by minimizing standby supply voltage," IEEE Proceedings on the International Symposium on Quality Electronic Design March, 2004.
2. E. Seevinck, F. J. List and J. Lohstroh, "Static-noise margin alalysis os MOS SRAM cells," IEEE Journal of Solid-State Circuits, vol. sc-22, no. 5, pp. 748-754, October 1987.
3. A. Bhavnagarwala, X. Tang and J. D. Meindl, "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," IEEE Journal of Solid-State Circuits, vol. 36, no. 4, April, 2001.
4. B. H. Calhoun and A. Chandrakasan, "Static noise margin variation for sub-threshold SRAM in 65nm CMOS," Journal of Solid-State Circuits, vol. 41, no. 7, pp. 1673-1679, July 2006.
5. A. Welling and J Zory, "Static noise margin analysis of sub-threshold SRAM cells in deep submicron technology," Lecture Notes in Computer Science, vol. 3728, pp. 488-497, 2005.
6. S. Cserveny, J. -M. Masgonty and C. Piguet, "Noise margin in low power SRAM cells," Lecture Notes in Computer Science, vol. 3254, pp. 889-898, 2004.
7. J. M. Rabaey, A. Chandrakasan and B. Nikolic, Digital integrated circuits, 2nd edition, Pearson Education Inc, 2003.
8. T. B. Hook, M. Breitwisch, J. Brown, P. Cottrell, D. Hoyniak, C. Lam and R Mann, "Noise margin and leakage in ultra-low leakage SRAM cell design," ," IEEE Transactions on Electron Devices, vol. 49, no. 8, pp. 1499-1501, August 2002.
9. Berkeley Predictive Technology Models, http://www.eas.asu.edu/~ptm/ .
10. K. Agarwal and S. Nassif, "The impact of random device variation on SRAM cell stability in sub-90-nm CMOS technologies," IEEE Transactions on Very Large Scale Integration Systems, vol. 16, no. 1, pp. 86-96, January 2008.