Low-cost adaptive data prefetching

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5168 LNCS, Issue , 2008, Pages 327-336

  Ramos, Luis M ^a   Briz, José Luis ^a   Ibáñez, Pablo E ^a   Viñals, Víctor ^a  

^a UNIVERSITY OF ZARAGOZA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE POLICIES; ART HARDWARE; CURRENT PROCESSORS; DATA PREFETCHING; HIGH CAPACITY; HIGH-BANDWIDTH; LOW COSTS; ON-CHIP MEMORIES; PARALLEL PROCESSING; PERFORMANCE LOSSES; PRE-FETCHING; PREFETCH; SUPER SCALAR;

CHLORINE COMPOUNDS;

DATA STORAGE EQUIPMENT;

EID: 51849123297     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-85451-7_36     Document Type: Conference Paper

References (30)

1. Baer, J.L., Chen, T.F.: An Effective On-chip Preloading Scheme to Reduce Data Access Penalty. In: ICS, pp. 176-186 (1991)
2. Burger, D., Austin, T.: The SimpleScalar Toolset, v. 3.0, www.simplescalar.org
3. Burger, D., et al.: Filtering Superfluous Prefetches Using Density Vectors. In: ICCD, p. 124 (2001)
4. Charney, M.J., Reeves, A.P.: Generalized correlation-based hardware prefetching. TR EECEG-95-1, School of Electrical Engineering, Cornell Univ. (February 1995)
5. Cooksey, R., et al.: A Stateless, Content-Directed Data Prefetching Mechanism. In: ASPLOS-X, S. Jose, CA, pp. 279-290 (October 2002)
6. Dahlgren, F., et al.: Fixed and Adaptive Sequential Prefetching in Shared-Memory Multiprocessors. In: ICPP, pp. 156-163. CRC Press, Boca Raton (1993)
7. Dahlgren, F., Stenström, P.: Evaluation of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors. IEEE Trans. Parallel and Distributed Systems 7(4), 385-398 (1996)
8. Doweck, J.: Inside Intel Core Microarchitecture and Smart Memory Access. White Paper, Intel Corporation (2006)
9. Goeman, B., et al.: Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency. In: HPCA-7, Monterrey, Mexico, pp. 207-218 (2001)
10. Gracia, D., et al.: MicroLib: A Case for the Quantitative Comparison of MicroArchitecture Mechanisms. MICRO-37, 43-54 (2004)
11. Hu, Z., et al.: TCP Tag Correlating Prefetchers, HPCA-9 (2003)
12. Hur, I., Lin, C.: Memory Prefetching Using Adaptive Stream Detection. MICRO-39, 397-408 (2006)
13. Ibáñez, P., et al.: Characterization and Improvement of Load/Store Cache-based Prefetching. In: ICS, Melbourne, Australia, pp. 369-376 (July 1998)
14. Joseph, D., Grunwald, D.: Prefetching Using Markov Predictors. IEEE Trans. on Computer Systems 48(2), 121-133 (1999)
15. Jouppi, N.: Improving direct-mapped cache performance by addition of a small fully associative cache and prefetch buffers. In: ISCA-17, Seattle, WA (1990)
16. Kalla, R., et al.: IBM Power5 chip: A dual-core multithreaded processor. IEEE Micro. 24(2), 40-47 (2004)
17. Krewell, K.: Fujitsu Makes SPARC See Double. Microproc. Report (November 2003)
18. Lai, A., et al.: Dead-Block Correlating Prefetchers. In: ISCA-28, pp. 144-154 (2001)
19. Lin, W.F., et al.: Filtering superfluous prefetches using density vectors. In: ICCD 2001, Washington D.C., USA, pp. 124-132. IEEE Comp. Society, Los Alamitos (2001)
20. Nesbit, K.J., Smith, J.E.: Data Cache Prefetching Using a Global History Buffer. In: HPCA-10, Madrid, Spain, pp. 96-105 (2004)
21. Nesbit, K.J., Smith, J.E.: Data Cache Prefetching Using a Global History Buffer. IEEE Micro. 25(3), 90-97 (2005)
22. Ramos, L.M., et al.: Data prefetching in a cache hierarchy with high bandwidth and capacity. SIGARCH Comput. Archit. News 35(4), 37-44 (2007), http://doi.acm.org/10.1145/1327312.1327319
23. Sair, S., et al.: A Decoupled Predictor-Directed Stream Prefetching Architecture. IEEE Trans. on Computers 52(3), 260-276 (2003)
24. Sherwood, T., et al.: Automatically Characterizing Large Scale Program Behaviour. In: ASPLOS-X (October 2002)
25. Smith, A.J.: Sequential Program Prefetching in Memory Hierarchies. IEEE Trans. on Computers 11(12), 7-21 (1978)
26. Somogyi, S., et al.: Spatial Memory Streaming. In: ISCA-33, pp. 252-263 (2006)
27. Srinath, S., et al.: Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers. In: HPCA-13, pp. 63-74.
28. Tendler, J.M., et al.: Power4 system microarchitecture. IBM Journal of Research and Development 46(1), 5-26 (2002)
29. UltraSPARC III Cu - User's Manual.Sun Microsystems (January 2004), http://www.sun.com/processors/manuals/USIIIv2.pdf
30. Zhuang, X., Lee, H.-H.S.: Reducing Cache Pollution via Dynamic Data Prefetch Filtering. IEEE Trans. on computers 56(1), 18-31 (2007)