An effective on-chip preloading scheme to reduce data access penalty

Volumn , Issue , 1991, Pages 176-186

  Baer, Jean Loup ^a   Chen, Tien Fu ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS, SUPERCOMPUTER; DATA STORAGE, DIGITAL;

DATA ACCESS; MEMORY MANAGEMENT; ON-CHIP PRELOADING SCHEME;

COMPUTER HARDWARE;

EID: 0026267802     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/125826.125932     Document Type: Conference Paper

References (14)

1. A. Borg R. E. Kessler D. W. Wall Generation and analysis of very long address traces Proc. of the 17th Annual Int. Symp. on Computer Architecture 270 281 Proc. of the 17th Annual Int. Symp. on Computer Architecture 1990-May
2. E. Gornish E. Granston A. Veidenbaum Compiler-directed data prefetching in multiprocessor with memory hierarchies Proc. 1990 Int. Conf. on Supercomputing 354 368 Proc. 1990 Int. Conf. on Supercomputing 1990
3. J. L. Hennessy D. A. Patterson Computer Architecture: A Quantitative Approach 1990 Morgan Kaufmann CA, San Mateo
4. M. D. Hill Aspects of Cache Memory and Instruction Buffer Performance 1987 University of California Berkeley
5. N. P. Jouppi Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers Proc. of the 17th Annual Int. Symp. on Computer Architecture 364 373 Proc. of the 17th Annual Int. Symp. on Computer Architecture 1990-May
6. D. Kroft Lockup-free instruction fetch/prefetch cache organization Proc. of the 8th Annual Int. Symp. on Computer Architecture 81 87 Proc. of the 8th Annual Int. Symp. on Computer Architecture 1981
7. J. K. F. Lee A. J. Smith Branch prediction strategies and branch target buffer design Computer 6 22 January 1984
8. R. L. Lee P-C. Yew D. H. Lawrie Data prefetching in shared memory multiprocessors Proc. of the Int. Conf. on Parallel Processing 28 31 1987
9. C. H. Perleberg A. J. Smith Branch target buffer design and optimization December 1989 Berkeley UCB/CSD 89/552 University of California
10. A. K. Porterfield Software methods for improvement of cache performance on supercomputer application May 1989 COMP TR 89-93 Rice University
11. S. Przybylski The performance impact of block sizes and fetch strategies Proc. of the 17th Annual Int. Symp. on Computer Architecture 160 169 Proc. of the 17th Annual Int. Symp. on Computer Architecture 1990-May
12. A. J. Smith Cache memories ACM Computing Surveys 14 3 473 530 September 1982
13. J. E. Smith Decoupled access/execute computer architecture Proc. of the 9th Annual Int. Symp. on Computer Architecture 112 119 Proc. of the 9th Annual Int. Symp. on Computer Architecture 1982
14. The Perfect Club benchmarks: Effective performance evaluation of supercomputers Int. J. of Supercomputer Applications 23 3 5 40 1989 The Perfect Club