Notes on pulse signaling

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2007, Pages 15-24

  Ebergen, Jo ^a   Furber, Steve ^a   Saifhashemi, Arash ^a   Nissar, Naela ^a   Chow, Alex ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SIGNALING;

PULSE SIGNALING; SIGNALING COMPONENTS; TRANSITION SIGNALING; VOLTAGE TRANSITION;

ENERGY EFFICIENCY;

EID: 51749105814     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/async.2007.23     Document Type: Conference Paper

References (13)

1. J. Bainbridge and S. Furber. CHAIN: A delay-insensitive chip area interconnect. IEEE Micro, 22:16-23, 2002.
2. K. v. Berkel and A. Bink. Single-track handshaking signaling with application to micropipelines and handshake circuits. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 122-133. IEEE Computer Society Press, Mar. 1996.
3. J. Ebergen, J. Gainsley, and P. Cunningham. Transistor sizing: How to control the speed and energy consumption of a circuit. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 51-61. IEEE Computer Society Press, Apr. 2004.
4. M. Ferretti, R. Ozdag, and P. Beerel. High performance asynchronous ASIC back-end design flow using single-track full-buffer standard cells. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 95-105. IEEE Computer Society Press, Apr. 2004.
5. P. Golani and P. Beerel. High-performance noise-robust asynchronous circuits. In Proceedings of the 2006 Emerging VLSI Technologies and Architectures (ISVLSI06), 2006.
6. Y. Kameda, S. Polonsky, M. Maezawa, and T. Nanya. Primitive-level pipelining method on delay-insensitive model for RSFQ pulse-driven logic. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 262-273, 1998.
7. R. M. Keller. Towards a theory of universal speedindependent modules. IEEE Transactions on Computers, C-23(1):21-33, Jan. 1974.
8. M. Nyström. Asynchronous Pulse Logic. PhD thesis, California Institute of Technology, May 2001. Caltech Computer Science Technical Report 2001.011.
9. M. Nyström and A. Martin. Asynchronous Pulse Logic. Kluwer Academic Publishers, 2002.
10. L. A. Plana and S. H. Unger. Pulse-mode macromodular systems. In Proc. International Conf. Computer Design (ICCD), pages 348-353, Oct. 1998.
11. R. Proebsting. Speed enhancement techniques for cmos circuits. US patent 4985643, 15 Jan 1991, and US patent 5343090, 30 Aug 1994.
12. S. Schuster and P. Cook. Low-power synchronous-toasynchronous-to- synchronous interlocked pipelined cmos circuits operating at 3.3-4.5 ghz. IEEE Journal of Solid-State Circuits, 38(4):622-630, Apr. 2004.
13. I. Sutherland and S. Fairbanks. GasP: A minimal FIFO control. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 46-53. IEEE Computer Society Press, Mar. 2001.