Single-track handshake signaling with application to micropipelines and handshake circuits

Proceedings - 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC 1996

Volumn , Issue , 1996, Pages 122-133

  Van Berkel, K ^a   Bink, A ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; ECONOMIC AND SOCIAL EFFECTS; TIMING CIRCUITS;

CONVERTER IC; DESIGN METHOD; HANDSHAKE CIRCUITS; HANDSHAKE SIGNALING; INITIAL STATE; MICRO-PIPELINES; SINGLE-TRACKS; TRADE OFF;

SIGNALING;

EID: 84855230772     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.1996.494444     Document Type: Conference Paper

References (11)

1. Paul Day and J. Viv Woods. Investigation into micropipeline latch design styles. IEEE Transactions on VLSI Systems, 3(2):264-272, June 1995.
2. H.B. Bakoglu. Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley Publishing Company, 1990.
3. Alain J. Martin. Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits. In C.A.R. Hoare, editor, UT Year of Programming; Institute on Concurrent Programming, pages 351-373. Addison-Wesley, 1989.
4. Marcel J.M. Pelgrom, Aad C.J. Duinmaijer, and Anton P.G. Welbers. Matching Properties of MOS Transistors. IEEE Journal of Solid-State Circuits, 24(5): 1433-1440,1989.
5. Jun Sato. Transmission System for Asynchronous Data. Japanese Patent (NEC Corp.), public disclosure 62-95654, May 2, 1987.
6. Ivan E. Sutherland. Micropipelines. Communications of the ACM, 32(6):720-738,1989.
7. Kees van Berkel. Beware the isochronic fork. Integration, the VLSI journal, 13(2):103-128,1992.
8. Kees van Berkel. Handshake Circuits. An asynchronous architecture for VLSI programming. International Series on Parallel Computation 5. Cambridge University Press, 1993.
9. Kees van Berkel. VLSI programming of a modulo- N counter with constant response time and constant power. In S. Furber and M. Edwards, editors, Proc. Asynchronous Design Methodologies, Manchester, pages 1-11. Elsevier Science Publ. B.V., 1993.
10. Kees van Berkel, Ronan Burgess, Joep Kessels, Ad Peeters, Marly Roncken, and Frits Schalij. A Fully-Asynchronous Low-Power Error Corrector for the DCC Player. IEEE Journal of Solid-State Circuits, 29(12): 1429-1439,1994.
11. Neil H.E. Weste and Kamran Eshraghian. Principles of CMOS VLSI Design; A System Perspective; SECOND EDITION. Addison-Wesley Publ., 1993.