Adaptive error control for reliable systems-on-chip

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 832-835

  Yu, Qiaoyan ^a   Ampadu, Paul ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYSTEMS; ERROR ANALYSIS; PROGRAMMING THEORY; TECHNICAL PRESENTATIONS;

ADAPTIVE ERROR CONTROL; INTERNATIONAL SYMPOSIUM; RETRANSMISSION;

ADAPTIVE CONTROL SYSTEMS;

EID: 51749085354     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541547     Document Type: Conference Paper

References (15)

1. L. Benini and G. De Micheli, "Networks on chips: a new SoC paradigm," Computer, Vol. 35, Issue 1, pp. 70-78, Jan. 2002.
2. T. Dumitras and R. Marculescu, "Towards on-chip fault-tolerant communication," in Proc. ASP-DAC 2003, pp. 225-232, Jan. 2003.
3. S. Murali, et al., "Analysis of error recovery schemes for networks on chip," IEEE Design & Test of Computers, Vol. 22, Issue 5, pp.434-442, Sept.-Oct. 2005.
4. M. Ali, M. Welzl, S. Hessler and S. Hellebrand, "A fault tolerant mechanism for handling permanent and transient failures in a Network on Chip," in Proc ITNG'07, pp. 1027-1032, Apr. 2007.
5. D. Bertozzi, L. Benini, and G. De Micheli, "Error control scheme for on-chip communication links: the energy-reliability tradeoff," IEEE Trans. Compuater-Aided Design of Integrated. Circuits and Syst., Vol. 24, No. 6, pp. 818-831, Jun. 2005.
6. Srinivasa R. Sridhara, and Naresh R. Shanbhag, "Coding for system-on-chip networks: A unified framework," IEEE Trans. Very Large Scale Integration (VLSI) Syst.,Vol. 13, pp. 655-667, June 2006.
7. F. Worm, P. Ienne, P. Thiran and G. De Micheli, "A robust self-calibrating transmission scheme for on-chip networks," IEEE Trans. Very Large Scale Integration (VLSI) Syst.,, Vol. 12, No. 12, pp. 1360-1373, Dec. 2004.
8. F. Worm, P. Thiran, G. De Micheli and P. Ienne, "Self-calibrating networks-on-chip," in Proc. ISCAS'05, pp. 2361-2364, May 2005.
9. R. Hegde and N. R. Shanbhag, "Toward achieving energy efficiency in presence of deep submicron noise," IEEE Trans. Very Large Scale Integration (VLSI) Syst., Vol. 8, No. 4, pp. 379-391, Aug. 2000.
10. H. Zimmer and A. Jantsch, "A fault model notation and error-control scheme for switch-to-switch buses in a Network-on-Chip," in Proc. CODES+ISSS'03, pp. 188-193, Oct. 2003.
11. http://www.eas.asu.edu/~ptm/
12. A. Jantsch, R. Lauter and A. Vitkowski, " Power analysis of link level and end-to-end data protection in networks on chip," in Proc. ISCAS'05, pp. 1770-1773, May 2005.
13. T. Lehtonen, P. Liljeberg, and J. Plosila, "Online reconfigurable self-timed links for fault tolerant NoC," VLSI Design, Vol 2007, Article ID 94676, pp.1-13, 2007.
14. G. De Micheli and L. Benini, NetWorks On Chips, Morgan Kaufmann, Chapter 4, pp. 81-90, 2007.
15. L. Li, N. Vijaykrishnan, M. Kandemir and M. J. Irwin, "Adaptive error protection for energy efficiency," in Proc. ICCAD'03, pp. 2-7, Nov. 2003.