-
1
-
-
0029344187
-
A pipelined A/D conversion technique with near-inherent monotonicity
-
Jul
-
P. C. Yu and H.-S. Lee, "A pipelined A/D conversion technique with near-inherent monotonicity," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 7, pp. 500-502, Jul. 1995.
-
(1995)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process
, vol.42
, Issue.7
, pp. 500-502
-
-
Yu, P.C.1
Lee, H.-S.2
-
2
-
-
0030414371
-
A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADC
-
Dec
-
P. C. Yu and H.-S. Lee, "A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADC," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1854-1861, Dec. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, Issue.12
, pp. 1854-1861
-
-
Yu, P.C.1
Lee, H.-S.2
-
3
-
-
0036565022
-
Oversampled pipeline A/D converters with mismatch shaping
-
May
-
A. Shabra and H.-S. Lee, "Oversampled pipeline A/D converters with mismatch shaping," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 566-578, May 2002.
-
(2002)
IEEE J. Solid-State Circuits
, vol.37
, Issue.5
, pp. 566-578
-
-
Shabra, A.1
Lee, H.-S.2
-
4
-
-
0141931161
-
A 13-b, 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter
-
Dec
-
T. Shu, B. Song, and K. Bacrania, "A 13-b, 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1866-1875, Dec. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, Issue.12
, pp. 1866-1875
-
-
Shu, T.1
Song, B.2
Bacrania, K.3
-
5
-
-
0032316909
-
A continuously calibrated 12-b 10-Ms/s 3.3-V A/D converter
-
Dec
-
J. Ingino and B. Wooley, "A continuously calibrated 12-b 10-Ms/s 3.3-V A/D converter," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1920-1931, Dec. 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, Issue.12
, pp. 1920-1931
-
-
Ingino, J.1
Wooley, B.2
-
6
-
-
0031078998
-
Background digital calibration techniques for pipelined ADCs
-
Feb
-
U. Moon and B. Song, "Background digital calibration techniques for pipelined ADCs," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 2, pp. 102-109, Feb. 1997.
-
(1997)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process
, vol.44
, Issue.2
, pp. 102-109
-
-
Moon, U.1
Song, B.2
-
7
-
-
0031359733
-
A 15-b, 5-Msample/s low-spurious CMOS ADC
-
Dec
-
S. Kwak, B. Song, and K. Bacrania, "A 15-b, 5-Msample/s low-spurious CMOS ADC," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1866-1875, Dec. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, Issue.12
, pp. 1866-1875
-
-
Kwak, S.1
Song, B.2
Bacrania, K.3
-
8
-
-
18544399632
-
A 12-b digital-background-calibrated algorithmic ADC with -90-dB THD
-
Dec
-
O. Erdogan, P. Hurst, and S. Lewis, "A 12-b digital-background-calibrated algorithmic ADC with -90-dB THD," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1812-1820, Dec. 1999.
-
(1999)
IEEE J. Solid-State Circuits
, vol.34
, Issue.12
, pp. 1812-1820
-
-
Erdogan, O.1
Hurst, P.2
Lewis, S.3
-
9
-
-
0031073822
-
A 12-b 128M samples/s ADC with 0.05LSB DNL
-
Feb
-
R. Jewett, K. Poulton, K. Hsieh, and J. Doernberg, "A 12-b 128M samples/s ADC with 0.05LSB DNL," in Proc Int. Solid-State Circuits Conf., Feb. 1997, pp. 138-139.
-
(1997)
Proc Int. Solid-State Circuits Conf
, pp. 138-139
-
-
Jewett, R.1
Poulton, K.2
Hsieh, K.3
Doernberg, J.4
-
10
-
-
0035473398
-
An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration
-
Oct
-
J. Ming and S. Lewis, "An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration," IEEE J. Solid-Sate Circuits, vol. 36, no. 10, pp. 1489-1497, Oct. 2001.
-
(2001)
IEEE J. Solid-Sate Circuits
, vol.36
, Issue.10
, pp. 1489-1497
-
-
Ming, J.1
Lewis, S.2
-
11
-
-
0033893576
-
Digital cancellation of D/A converter noise in pipelined A/D converters
-
Mar
-
I. Galton, "Digital cancellation of D/A converter noise in pipelined A/D converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 3, pp. 185-196, Mar. 2000.
-
(2000)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process
, vol.47
, Issue.3
, pp. 185-196
-
-
Galton, I.1
-
12
-
-
10444270157
-
A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC
-
Dec
-
E. Siragusa and I. Galton, "A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2126-2138, Dec. 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.39
, Issue.12
, pp. 2126-2138
-
-
Siragusa, E.1
Galton, I.2
-
13
-
-
0141954044
-
A background calibration techniques for multi-stage pipelined ADCs with digital redundancy
-
Sep
-
J. Li and U. Moon, "A background calibration techniques for multi-stage pipelined ADCs with digital redundancy," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 9, pp. 531-538, Sep. 2003.
-
(2003)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process
, vol.50
, Issue.9
, pp. 531-538
-
-
Li, J.1
Moon, U.2
-
14
-
-
4644297975
-
Least mean square adaptive digital background calibration of pipelined analog-to-digital converters
-
Jan
-
Y. Chin, C. Tsang, B. Nikolic, and P. R. Gray, "Least mean square adaptive digital background calibration of pipelined analog-to-digital converters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 38-45, Jan. 2004.
-
(2004)
IEEE Trans. Circuits Syst. I, Reg. Papers
, vol.51
, Issue.1
, pp. 38-45
-
-
Chin, Y.1
Tsang, C.2
Nikolic, B.3
Gray, P.R.4
-
15
-
-
7544236196
-
A digital blind background capacitor mismatch calibration for pipelined ADC
-
Oct
-
K. El-Sankary and M. Sawan, "A digital blind background capacitor mismatch calibration for pipelined ADC," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 10, pp. 507-510, Oct. 2004.
-
(2004)
IEEE Trans. Circuits Syst. II, Exp. Briefs
, vol.51
, Issue.10
, pp. 507-510
-
-
El-Sankary, K.1
Sawan, M.2
-
16
-
-
33749391240
-
Digital background correction of harmonic distortion in pipelined ADCs
-
Sep
-
A. Panigada and I. Galion, "Digital background correction of harmonic distortion in pipelined ADCs," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 9, pp. 1885-1895, Sep. 2006.
-
(2006)
IEEE Trans. Circuits Syst. I, Reg. Papers
, vol.53
, Issue.9
, pp. 1885-1895
-
-
Panigada, A.1
Galion, I.2
-
17
-
-
34047181998
-
Digital background calibration of capacitor-mismatch errors in pipelined ADCs
-
Sep
-
M. Taherzadeh-Sani and A. A. Hamoui, "Digital background calibration of capacitor-mismatch errors in pipelined ADCs," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 9, pp. 966-970, Sep. 2006.
-
(2006)
IEEE Trans. Circuits Syst. II, Exp. Briefs
, vol.53
, Issue.9
, pp. 966-970
-
-
Taherzadeh-Sani, M.1
Hamoui, A.A.2
|