Bitwise competition logic for compact digital comparator

2007 IEEE Asian Solid-State Circuits Conference, A-SSCC

Volumn , Issue , 2007, Pages 59-62

  Kim, Joo Young ^a   Yoo, Hoi Jun ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPETITION; DIGITAL ARITHMETIC; ELECTRIC LOAD MANAGEMENT;

ARITHMETIC COMPUTATIONS; SOLID-STATE CIRCUITS CONFERENCE; TRANSISTOR COUNTS; WAVEFORMS;

LOGIC CIRCUITS;

EID: 51349145631     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2007.4425682     Document Type: Conference Paper

References (11)

1. K. E. Batcher, "Sorting networks and their applications," Proceedings of AFIPS Spring Joint Computer Conference, pp. 307-314, Apr. 1968.
2. Shun-Wen Cheng, "Arbitrary Long Digit Sorter HW/SW Co-Design," Proceedings of IEEE Asia and South Pacific Design Automation Conference, pp.538-543, Jan. 2003
3. David G. Lowe, "Object Recognition from Local Scale-Invariant Features," IEEE International Confernce on Computer Vision, pp. 1150-1157, Sept. 1999
4. Ramchan Woo, et al., "A Low-Power 3-D Rendering Engine With Two Texture Units and 29-Mb Embedded DRAM for 3G Multimedia Terminals," IEEE Journal of Solid-State Circuits, vol. 39, no.7, pp. 1101-1109, July 2004.
5. C.-C Wang, C.-F. Wu, and K.-C. Tsai, "1 GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clocking," IEEE Proceedings of Computers and Digital Techniques, vol. 145, issue 6, pp. 433-436, Nov. 1998
6. C.-H Huang and J.-S. Wang, "High-Performance and Power-Efficient CMOS Comparators," IEEE Journal of Solid State Circuit, vol. 38, issue 2, pp. 254-262, Feb. 2003
7. S.-W. Cheng, "A High-Speed Magnitude Comparator With Small Transistor Count," IEEE Proceedings of International Conference on Electronics, Circuits and Systems, vol. 3, pp. 1168-1171, Dec. 2003
8. C.-C. Wang, P.-M. Lee, C.-F. Wu, and H.-L. Wu, "High Fan-In Dynamic CMOS Comparators With Low Transistor Count," IEEE Transactions on Circuits and Systems I : Fundamental Theory and Applications, vol. 50, issue 9, pp. 1216-1220, Sep. 2003
9. Se-Joong Lee and Hoi-Jun Yoo, "Race logic architecture (RALA): a novel logic concept using the race scheme of input variables," IEEE Journal of Solid-State Circuits, vol. 37, issue 2, pp. 191-201, Feb. 2002
10. Semiconductor Industry Association, National Technology Roadmap for Semiconductors 1997
11. Shekhar Borkar, "Design challenges of technology scaling", IEEE Micro, vol. 19, Iisue 4, pp. 23-29, Jul.-Aug. 1999