A low-power 3-D rendering engine with two texture units and 29-Mb embedded dram for 3G multimedia terminals

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 7, 2004, Pages 1101-1109

  Woo, Ramchan ^a   Choi, Sungdae ^a   Sohn, Ju Ho ^a   Song, Seong Jun ^a   Bae, Young Don ^a   Yoo, Hoi Jun ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

3 D graphics rendering; Embedded DRAM; Low power; Mobile application; PDA; Portable; Texture mapping

Indexed keywords

BANDWIDTH; EMBEDDED SYSTEMS; ENERGY UTILIZATION; MOBILE COMPUTING; PERSONAL DIGITAL ASSISTANTS; THREE DIMENSIONAL COMPUTER GRAPHICS;

3-D GRAPHICS RENDERING; EMBEDDED DRAM; LOW POWER; MOBILE APPLICATIONS; PORTABLE; TEXTURE MAPPING;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 3042786045     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.829406     Document Type: Conference Paper

References (15)

1. Khronos Group, "Bringing 3-D gaming to cell phones," presented at the Game Developers Conf. 2003.
2. R. Woo et al., "A 120-mW 3-D rendering engine with 6-Mb embedded DRAM and 3.2-Gbyte/s runtime reconfigurable bus for PDA chip," IEEE J. Solid-State Circuits, vol. 37, pp. 1352-1355, Oct. 2002.
3. C.-W. Yoon et al., "A 80/20-MHz 160-mW multimedia processor integrated with embedded DRAM, MPEG-4 and 3-D rendering engine for mobile applications," IEEE J. Solid-State Circuits, vol. 36, pp. 1758-1767, Nov. 2001.
4. Y.-H. Park et al., "A 7.1 -GB/s low-power rendering engine in 2-D array-embedded memory logic CMOS for portable multimedia system," IEEE J. Solid-State Circuits, vol. 36, pp. 944-955, June 2001.
5. G. K. Kolli, "3-D graphics optimizations for ARM architecture," presented at the Game Developers Conf. 2002.
6. R. Woo et al., "A low power 3-D rendering engine with two texture units and 29 Mb embedded DRAM for 3G multimedia terminals," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), 2003, pp. 53-56.
7. T. Akenine-Moller et al., Real-Time Rendering, 2nd ed. Wellesley, MA: A. K. Peters, 2002.
8. M. F. Deering et al., "FBRAM: a new form of memory optimized for 3-D graphics," in Proc. ACM SIGGRAPH, 1994, pp. 167-173.
9. R. Woo et al., "A 210 mW graphics LSI implementing full 3-D pipeline with 264 Mtexels/s texturing for mobile multimedia applications," in IEEE ISSCC Dig. Tech. Papers, Feb. 2003, pp. 44-45.
10. R. Woo et al., "A low-power and high-performance 2D/3D graphics accelerator for mobile multimedia applications," presented at the Hot Chips Conf. 2003.
11. D.D. Buss, "Technology in the Internet age," in IEEE ISSCC Dig. Tech. Papers, Feb. 2002, pp. 18-21.
12. L.Williams, "Pyramidal parametrics," in Proc. ACM SIGGRAPH, 1983, pp. 1-11.
13. J. Montrun and H. Moreton, "nVidia GeForce4," presented at the Hot Chips Conf. 2002.
14. OpenGL (2003) [Online]. Available: http://www.opengl.org
15. O. Lathrop and D. Kirk et al., "Accurate rendering by subpixel addressing," IEEE Comput. Graphics Applicat., pp. 45-52, Sept. 1990.