High-performance and power-efficient CMOS comparators

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 2, 2003, Pages 254-262

  Huang, Chung Hsun ^a   Wang, Jinn Shyan ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

CMOS dynamic circuit; Comparator; Multilevel lookahead; Multiple output domino logic (MODL); Priority encoding

Indexed keywords

ALGORITHMS; COMPARATOR CIRCUITS; COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; TRANSISTORS;

MULTIPLE OUTPUT DOMINO LOGIC (MODL);

CMOS INTEGRATED CIRCUITS;

EID: 0037323076     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.807409     Document Type: Article

References (14)

1. M. M. Mano, Digital Design. Englewood Cliffs, NJ: Prentice-Hall, 1991, ch. 5.
2. N. West and K. Eshraghian, Principles of CMOS VLSI Design. Reading, MA: Addison-Wesley, 1993, ch. 8.
3. C.-C. Wang, C.-F. Wu, and K.-C. Tsai, "1-GHz 64-b high-speed comparator using ANT dynamic logic with two-phase clocking," Proc. Inst. Elect. Eng. Comput. Digital Techn., vol. 145, no. 6, pp. 433-436, Nov. 1998.
4. R. X. Gu and M. I. Elmasry, "All-N-Logic high-speed true-single-phase dynamic CMOS logic," IEEE J. Solid-State Circuits, vol. 31, pp. 221-229, Feb. 1996.
5. S. Furber, ARM System Architecture. Reading, MA: Addison-Wesley, 1997.
6. J.-S. Wang and C.-H. Huang, "High-speed and low-power CMOS priority encoders," IEEE J. Solid-State Circuits, vol. 35, pp. 1511-1514, Oct. 2000.
7. I. S. Hwang and A. L. Fisher, "Ultrafast compact 32-b CMOS adders in multiple-output domino logic," IEEE J. Solid-State Circuits, vol. 24, pp. 358-369, Apr. 1989.
8. J.-S. Wang and C.-S. Huang, "A high-speed single-phase-clocked CMOS priority encoder," in Proc. IEEE Int. Symp. Circuit and Systems, vol. 5, May 2000, pp. 537-540.
9. R. W. Krambeck, C. M. Lee, and H.-F. S. Law, "High-speed compact circuits with CMOS," IEEE J. Solid-State Circuits, vol. SC-17, pp. 614-619, June 1982.
10. " 0.6-μm CMOS ASIC process digests," Taiwan Semiconductor Manufacturing Corp., Hsinchu, Taiwan, R.O.C., 1996.
11. J. Park, H. C. Ngo, J. A. Silberman, and S. H. Dhong, "470 ps 64-b parallel binary adder [for CPU chip]," in Symp. VLSI Circuits Dig. Tech. Papers, 2000, pp. 192-193.
12. S. Naffziger, "A sub-nanosecond 0.5-μm 64-b adder design," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 1996, pp. 362-363.
13. R. Woo, S.-J. Lee, and H.-J. Yoo, "A 670-ps 64-b dynamic low-power adder design," in Proc. IEEE Int. Symp. Circuit and Systems, vol. 1, May 2000, pp. 28-31.
14. G. Yee and C. Sechen, "Clock-delayed domino for dynamic circuit design," IEEE Trans. VLSI Syst., vol. 8, pp. 425-430, Aug. 2000.