Floating-point fused multiply-add architectures

Conference Record - Asilomar Conference on Signals, Systems and Computers

Volumn , Issue , 2007, Pages 331-337

  Quinnell, Eric ^a   Swartzlander Jr , Earl E ^b   Lemonds, Carl ^c  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b The University of Texas at Austin   (United States)

^c ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADVANCED MICRO DEVICES; FLOATING POINT ARITHMETICS; FLOATING-POINT ADDERS; FUSED MULTIPLY-ADD INSTRUCTION; MULTIPLY-ADD; NANOMETER SILICON; PARALLEL HARDWARE;

ADDERS; ARCHITECTURE; NONMETALS; SILICON; SILICON ON INSULATOR TECHNOLOGY;

TECHNOLOGY;

EID: 50249180329     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACSSC.2007.4487224     Document Type: Conference Paper

References (29)

1. R.K. Montoye, E. Hokenek and S.L. Runyon, "Design of the IBM RISC System/6000 floating-point execution unit," IBM Journal of Research & Development, Vol. 34, pp. 59-70, 1990.
2. E. Hokenek, R. Montoye and P.W. Cook, "Second-Generation RISC Floating Point with Multiply-Add Fused," IEEE Journal of Solid-State Circuits, Vol. 25, pp. 1207-1213, 1990.
3. C. Hinds, "An Enhanced Floating Point Coprocessor for Embedded Signal Processing and Graphics Applications," Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers, pp. 147-151, 1999.
4. Y. Voronenko and M. Puschel, "Automatic Generation of Implementations for DSP Transforms on Fused Multiply-Add Architectures," International Conference on Acoustics, Speech and Signal Processing, pp. V-101-V-104, 2004.
5. E. N. Linzer, "Implementation of Efficient FFT Algorithms on Fused Multiply-Add Architectures," IEEE Transactions on Signal Processing, Vol. 41, pp. 93-107, 1993.
6. th IEEE Symposium On Computer Arithmetic, pp. 131-139, 2005.
7. th IEEE Symposium on Computer Arithmetic, pp. 129-136, 2003.
8. F. P. O'Connell and S. W. White, "POWER3: The Next Generation of Power PC Processors," IBM Journal of Research and Development, Vol. 44, pp. 873-884, 2000.
9. R. Jessani and C. Olson, "The Floating-Point Unit of the PowerPC 603e," IBM Journal of Research and Development, Vol. 40, pp. 559-566, 1996.
10. R.M. Jessani and M. Putrino, "Comparison of Single- and Dual-Pass Multiply-Add Fused Floating-Point Units," IEEE Transactions on Computers, Vol. 47, pp. 927-937. 1998.
11. A. Kumar, "The HP PA-8000 RISC CPU," IEEE Micro Magazine, Vol. 17, Issue 2, pp. 27-32, April, 1997.
12. D. Hunt, "Advanced Performance Features of the 64-bit PA-8000," Proceedings of Compcon, pp. 123-128, 1995.
13. K. C. Yeager, "The MIPS R10000 superscalar microprocessor," IEEE Micro Magazine, Vol. 16, No. 2, pp. 28-40, March, 1996.
14. B. Greer, J. Harrison, G. Henry, W. Li and P. Tang, "Scientific Computing on the Itanium Processor," Proceedings of the ACM/IEEE SC2001 Conference, pp. 1-8, 2001.
15. H. Sharangpani and K. Arora, "Itanium Processor Microarchitecture, " IEEE Micro Magazine, Vol. 20, No. 5, pp. 24-43, Sept-Oct, 2000.
16. DRAFT Standard for Floating-Point Arithmetic P754/D1.4.0, IEEE Standard (proposed), April, 2007.
17. 128-bit SSE5 Instruction Set. Advanced Micro Devices, Publication No. 43479, Rev. 3.01, August, 2007.
18. T. Lang and J. D. Bruguera, "Floating-Point Fused Multiply-Add with Reduced Latency," IEEE Transactions on Computers, Vol. 53, pp. 988-1003, 2004.
19. th IEEE Symposium on Computer Arithmetic, pp. 42-51, 2005.
20. th IEEE International Midwest Symposium on Circuits and Systems, pp. 1359-1362, 2003.
21. R.V.K. Pillai, S.Y.A. Shah, A.J. Al-Khalili, and D. Al-Khalili, "Low Power Floating Point MAFs - A Comparative Study," Sixth International Symposium on Signal Processing and its Applications, Vol. 1, pp. 284-287, August, 2001.
22. st Century," Proceedings of the IEEE, Vol. 89, pp. 305-324, 2001.
23. th International Conference on VLSI Design, pp. 297-298, 2002.
24. R.K. Krishnamurthy, A. Alvandpour, V. De, and S. Borkar, "High-Performance and Low-Power Challenges for Sub-70 nm Microprocessor Circuits," Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, pp. 125-128, 2002.
25. G. Even and P. M. Seidel, "A Comparison of Three Rounding Algorithms for IEEE Floating-Point Multiplication," IEEE Transactions on Computers, Vol. 49, pp. 638-650, 2000.
26. th Symposium on Computer Arithmetic, pp. 149-154, 1995.
27. N. Quach, N. Takagi, and M. Flynn, On Fast IEEE Rounding, Technical Report CSL-TR-91-459, Stanford Univ., January, 1991.
28. N. Quach and M.J. Flynn, An Improved Algorithm for High-Speed Floating Point Addition, Technical Report CSL-TR-90-442, Stanford Univ., August, 1990.
29. th Symposium on Computer Arithmetic, pp. 173-183, 2001.