Comparison of single- and dual-pass multiply-add fused floating-point units

IEEE Transactions on Computers

Volumn 47, Issue 9, 1998, Pages 927-937

  Jessani, Romesh M ^a   Putrino, Michael ^b,c  

^a Ross Technology Inc   (United States)

^b IBM   (United States)

^c IEEE

Author keywords

Alignment shifter; Booth encoding; Floating point unit; Multiply array; Multiply add fused; Sign encoding

Indexed keywords

EID: 0000044838     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.713312     Document Type: Review

References (19)

1. IEEE Standard for Binary Floating-Point Arithmetic, ANSI/ IEEE Standard 754-1985.
2. W.S. Briggs and D.W. Matula, "A 17 × 69 Bit Multiply and Add Unit with Redundant Binary Feedback and Single Cycle Latency," Proc. 11th IEEE Symp. Computer Arithmetic, pp. 163-170, June 1993.
3. E. Hokenek, R.K. Montoye, and P.W. Cook, "Second-Generation RISC Floating Point with Multiply-Add Fused," IEEE J. Solid-State Circuits, vol. 25, no. 5, pp. 1,207-1,213, Oct. 1990.
4. R.K. Montoye, E. Hokenek, and S.L. Runyon, "Design of the IBM RISC System/6000 Floating-Point Execution Unit," IBM J. Research and Development, vol. 34, no. 1, pp. 59-70, Jan. 1990.
5. R. Jessani and C. Olson, "The Floating-Point Unit of the PowerPC 603e," IBM J. Research and Development, vol. 40, no. 5, pp. 559-566, Sept. 1996.
6. A.D. Booth, "A Signed Binary Multiplication Technique," Quarterly J. Mechanical and Applied Math., vol. 4, part 2, 1951.
7. S. Vassiliadis, E.M. Schwarz, and D.J. Hanrahan, "A General Proof for Overlapped Multiple-Bit Scanning Multiplications," IEEE Trans. Computers, vol. 38, no. 2, pp. 172-183, Feb. 1989.
8. C.S. Wallace, "A Suggestion for Fast Multipliers," IEEE Trans. Electronic Computers, vol. 13, pp. 14-17, Feb. 1964.
9. S. Vassiliadis, E.M. Schwarz, and B.M. Sung, "Hard-Wired Multipliers with Encoded Partial Products," IEEE Trans. Computers, vol. 40, no. 11, pp. 1,181-1,197, Nov. 1991.
10. G. Bewick, "High Speed Multiplication," Electronic Research Seminar, Stanford Univ., 12 Mar. 1993.
11. L. Dadda, "Some Schemes for Parallel Multipliers," Alta Frequenza, vol. 34, pp. 349-356, May 1965.
12. W.J. Stenzel, W.J. Kubitz, and G.H. Garcia, "Compact High-Speed Parallel Multiplication Scheme," IEEE Trans. Computers, vol. 26, no. 10, pp. 948-957, Oct. 1977.
13. L. Dadda, "Composite Parallel Counters," IEEE Trans. Computers, vol. 29, no. 10, pp. 942-946, Oct. 1980.
14. V.G. Oklobdzija and D. Villeger, "Improving Multiplier Design by Using Improved Column Compression Tree and Optimized Final Adder in CMOS Technology," IEEE Trans. VLSI Systems, vol. 3, no. 2, pp. 292-301, June 1995.
15. V.G. Oklobdzija, D. Villeger, and S.S. Liu, "A Method for Speed Optimized Partial Product Reduction and Generation of Fast Partial Multipliers Using an Algorithmic Approach," IEEE Trans. Computers, vol. 45, no. 3, pp. 294-306, Mar. 1996.
16. C. Martel, V.G. Oklobdzija, R. Ravi, and P.F. Stelling, "Design Strategies for Optimal Multiplier Circuits," Proc. 12th IEEE Symp. Computer Arithmetic, pp. 42-49, 1995.
17. S. Vassiliadis, D.S. Lemon, and M. Putrino, "S/ 370 Sign-Magnitude Floating-point Adder," IEEE J. Solid-State Circuits, vol. 24, no. 4, pp. 1,062-1,070, Aug. 1989.
18. V.G. Oklobdzija and P. Stelling, "Design Strategies for the Final Adder in a Parallel Multiplier," Conf. Record 29th Ann. Asilomar Conf. Signals, Systems, and Computers, vol. 1, pp. 591-595, Oct. 1996.
19. P. Stelling and V.G. Oklobdzija, "Design Strategies for Optimal Hybrid Final Adders in a Parallel Multiplier," J.VLSI Signal Processing, vol. 14, no. 3, 1996.