A design flow dedicated to multi-mode architectures for DSP applications

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 604-611

  Chavet, Cyrille ^a   Andriamisaina, Caaliph ^b   Coussy, Philippe ^b   Casseau, Emmanuel ^c   Juin, Emmanuel ^b   Urard, Pascal ^a   Martin, Eric ^b  

^a STMICROELECTRONICS   (France)

^b UBS   (France)

^c UNIVERSITÉ DE RENNES 1   (France)

Author keywords

Flexible devices; High level synthesis; Multi mode architectures

Indexed keywords

CHLORINE COMPOUNDS; DATA STORAGE EQUIPMENT; DECODING; DESIGN; SIGNAL PROCESSING;

COMPUTER-AIDED DESIGN; DATA-PATHS; DESIGN FLOWS; DIGITAL SIGNAL PROCESSING APPLICATIONS; DSP APPLICATIONS; FLEXIBLE DEVICES; FUNCTIONAL UNITS; HARDWARE ARCHITECTURE; HIGH-LEVEL SYNTHESIS; INTERNATIONAL CONFERENCES; MULTI MODES; MULTI-MODE ARCHITECTURES; PAPER ADDRESSES; SPECIFIC BINDING; STORAGE ELEMENTS; TEST CASES; THROUGHPUT CONSTRAINTS;

DIGITAL SIGNAL PROCESSING;

EID: 50249130299     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397331     Document Type: Conference Paper

References (23)

1. C. Chavet, P. Coussy, P. Urard, E. Martin, "A Methodology for Efficient Space-Time Adapter Design Space Exploration: A Case Study of an Ultra Wide Band Interleaver", Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), May 2007
2. I. Krikidis, J.L. Danger and L. Naviner, "An iterative reconfigurability approach for WCDMA high-data-rate communications", IEEE Wireless Communications, June 2006.
3. E. Piriou, C. Jego, P. Adde and M. Jezequel, "A flexible architecture for block turbo decoders using bch or reed-solomon components codes", Proceedings of IEEE International Symposium on VLSI (ISVLSI), March 2006.
4. M. A. Bickerstaff, D. Garrett, T. Prokop, C. Thomas, B. Widdup, G. Zhou, L. M. Davis, G. Woodward, C. Nicol and R. Yan, "A unified Turbo/Viterbi Channel Decoder for 3GPP Mobile Wireless in 0.18-μm CMOS", IEEE Journal of Solid-State Circuits (JSSC), pp. 1555-1564, 2002.
5. Van der Werf, M.J.H Peek, E.H.L. Aarts, J.L. Van Meerbergen, P.E.R. Lippens and W.F.J. Verhaegh, "Area optimization of multi-functional processing units", Proceedings of IEEE/ACM International Conference on Computer Aided Design (ICCAD), 1992.
6. W. Geurts, F. Catthoor and H. De Man, "Quadratic Zero-One Programming-based synthesis of application-specific data paths", Proceedings of IEEE/ACM International Conference on Computer Aided Design (ICCAD), 1993.
7. N. Moreano, E. Borin, C. de Souza and G. Araujo, "Efficient datapath merging for partially reconfigurable architectures", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2005.
8. K. Fan, M. Kudlur, H. Park and S. Mahlke, "Increasing Hardware Efficiency with Multifunction Loop Accelerators", Proceedings of International Conference on Hardware-Software Codesign and System Synthesis (CODESS+ISSS), October 2006
9. V. V. Kumar and J. Lach, "Highly flexible multi-mode system synthesis", Proceedings of International Conference on Hardware-Software Codesign and System Synthesis (CODESS+ISSS), 2005
10. L. Chiou, S. Bhunia and K. Roy, "Synthesis of Application-Specific Highly Efficient Multi-mode Cores for Embedded Systems", ACM Transactions on Embedded Computing Systems(TECS), February 2005
11. C. Huang, Y. Chen, Y. Lin and Y. Hsu, "Data path allocation based on bipartite weighted matching", Proceedings of the Design Automatton Conference (DAC), p.499-504, 1990.
12. Z. Huang, S. Malik, N. Moreano and G. Araujo, "The design of dynamically reconfigurable datapath coprocessors", ACM Transactions on Embedded Computing Systems (TECS), 2004
13. http://web.univ-ubs.fr/gaut/
14. G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, New York, 1994
15. Daniel D. Gajski, Nikil D. Dutt, Allen C-H Wu and Steve Y-L Lin, High-Level Synthesis: Introduction to Chip and System Design, Kluwer Academic, 1992
16. Z. Galil, "Efficient algorithms for finding maximum matching in graphs", ACM Computing Survey, 1986
17. B. Kernighan and S. Lin, "An Efficient Heuristic Procedure for Partitioning Graphs", Bell Systems Technical Journal, 49, pp. 291-308, 1970.
18. A. Hashimoto and J. Stevens, "Wire routing by optimizing channel assignment within large apertures," in Proceedings of Design Automation Workshop, pp. 155-169, 1971.
19. P. Bomel, E. Martin, E. Boutillon, "Synchronization Processor Synthesis for Latency Insensitive Systems", IEEE International Conference on Design Automation and Test in Europe (DATE), 2005.
20. A. Bogliolo, L. Benini and G. De Micheli,"Adaptive least mean square behavioral power modeling", in Proceedings of European conference on Design and Test (DATE), pp.404, 1997
21. M. Frigo and S. G. Johnson, "FFTW: An Adaptive Software Architecture For The FFT", Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), pp.1381-1384, 1998
22. C. Lee, M. Potkonjak and W. H. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems", in Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture (MICRO), pp. 330-335, 1997
23. J. G. Proakis and D. G. Manolakis, Digital signal processing : principles, algorithms, and applications, Prentice Hall, Englewood Cliffs, NJ, 1996