A methodology for efficient space-time adapter design space exploration: A case study of an ultra wide band interleaver

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 2946-2949

  Chavet, Cyrille ^a   Coussy, Philippe ^b   Urard, Pascal ^a   Martin, Eric ^b  

^a STMICROELECTRONICS   (France)

^b CNRS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL SIGNAL PROCESSING; GRAPH THEORY; MATHEMATICAL MODELS; OPTIMIZATION; SCHEDULING;

COMMUNICATION ARCHITECTURE; DATA SCHEDULING; DESIGN FLOW; INTERLEAVERS;

COMMUNICATION SYSTEMS;

EID: 34548813899     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. F. Abbes, E. Casseau, M. Abid, P. Coussy, J-B. Legof, "IP integration methodology for SoC design", ICM, 2004.
2. A. Baganne, J-L. Philippe, E. Martin, "A Formal Technique for Hardware Interface design", IEEE Trans. On Circuits And Systems, Vol.45, No5, 1998.
3. P. Bomel, E. Martin, E. Boutillon, "Synchronization Processor Synthesis for Latency Insensitive Systems", DATE, 2005.
4. P. Coussy, E. Casseau, P. Bomel, A. Baganne, E. Martin, "A formal method for hardware IP design and integration under I/O and timing constraints", ACM Trans. on Embeded Computing System, 2005.
5. L. Dinoi, S. Benedetto, "Variable-size interleaver design for parallel turbo decoder architectures", IEEE Transaction on Communication, Vol.53, No11, Nov. 2005.
6. A. Fraboulet, T. Risset, "Efficient On-chip Communications for Dataflow IPs", ASAP, p.293-303, 2004.
7. D. Hommais, F. Pétrot, I. Augé, "A Practical Toolbox for System Level Communication Synthesis", In Proceedings of the 9th IEEE International Symposium on Hardware/Software Co-design CODES, 2001.
8. A. Turjan, et al., "A compile time based approach for solving out-of-order communication in Kahn Process Networks", ASAP, 2002.
9. F. Vermeulen, F. Catthoor, D. Verkest, H. De Man, "Formalized Three-Layer System-Level Model and Reuse Methodology for Embedded Data-Dominated Applications", IEEE Trans. on VLSI Systems, Vol.8, No 2, 2000.
10. S.II Han, A. Baghdadi et al. "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory", DAC, 2004.
11. C. Zissulescu-Ianculescu, A. Turjan, B. Kienhuis and E. Deprettere, "Solving Out of Order communication using CAM memory: an implementation", ProRisc, 2002.
12. Virtual Socket Interface Alliance, http://www.vsi.org.
13. OCP-IP International Partnership, Open Core Protocol Specification, v-2.0, http://www.ocpip.org.
14. IEEE 802.15.3a, WPAN High Rate Alternative.