Synthesis of Application-Specific Highly Efficient Multi-Mode Cores for Embedded Systems

ACM Transactions on Embedded Computing Systems

Volumn 4, Issue 1, 2005, Pages 168-188

  Chiou, Lih Yih ^a   Bhunia, Swarup ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

application specific integrated circuits (ASIC); Design; Digital signal processing (DSP); embedded systems; Experimentation; high level synthesis; Performance; reconfigurable system; Reliability; synthesis

Indexed keywords

EID: 84979977948     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1053271.1053278     Document Type: Article

References (26)

1. Anderson, J., Sheth, S., Roy, K., 1998. A coarse-grained FPGA architecture for high-performance fir filtering. In Proceedings of 1998 ACM/SIGDA 6th International Symposium on Field Programming Gate Arrays. 234-243.
2. Chiou, L., Bhunia, S., Roy, K., 2003. Synthesis of application-specific highly efficient multimode systems for low-power applications. In IEEE Design, Automation and Test in Europe Conference.
3. Chiou, L., Muhammad, K., Roy, K., 2001a. DSP datapath synthesis for low-power applications. In IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 2, 1165-1168.
4. Chiou, L., Muhammad, K., Roy, K., 2001b. Signal strength based switching activity modeling and estimation for dsp applications. VLSI Design. 233-243.
5. Cousin, J.-G., Sentieys, O., Chillet, D., 2000. Multi-algorithm asip synthesis and power estimation for dsp applications. International Symposium on Circuits and Systems. II. 621-624.
6. Fisher, J., 1999. Customized instruction sets for embedded processors. In Proceedings of ACM/IEEE Design Automation Conference. 253-257.
7. Gajski, D., Dutt, N., Wu, A., Ludwig, J., 1992. High-Level Synthesis. Kluwer Academic Publishers, Boston, MA.
8. Gebotys, C., 1995. ILP Model for Simultaneous Scheduling and Partitioning for Low Power System Mapping. Tech. rep., University of Waterloo, Department of Electrical and Computer Engineering, VLSI Group. April.
9. Glokler, T., Meyr, H., 2001. Power reduction for ASIPS: A case study. In IEEE Workshop on Signal Processing Systems. 235-246.
10. Guerra, L., Potkonjak, M., Rabaey, J., 1998. Behavioral-level synthesis of heterogeneous bisr reconfigurable ASIC's. IEEE Trans. VLSI Syst. 6, 1 (Mar.), 158-167.
11. Gupta, T., Ko, R., Barua, R., 2002. Compiler-directed customization of asip cores. In Proceedings of 10th International Symposium on Hardware/Software Codesign. 97-102.
12. Huang, C.-Y., Chen, Y.-S., Lin, Y.-L., Hsu, Y.-C., 1990. Data path allocation based on bipartite weighted matching. In Proceedings of ACM/IEEE Design Automation Conference. 499-504.
13. Jain, R., Mujumdar, A., Sharma, A., Wang, H., 1991. Empirical evaluation of some high-level synthesis scheduling heuristics. In Proceedings of ACM/IEEE Design Automation Conference. 210-215.
14. Kim, K., Karri, R., Potkonjak, M., 1997. Synthesis of application specific programmable processors. 353-358.
15. Lin, S., Daniel, J., Costello, J., 1983. Error Control Coding: Fundamentals and Applications. Prentice-Hall, Englewood Cliffs, NJ.
16. Micheli, G. D., 1994. Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York.
17. Mussol, E., Cortadella, J., 1995. High-level synthesis techniques for reducing the activity of functional units. In International Symposium on Low Power Design. 99-104.
18. Nestor, J., Thomas, D., 1986. Behavioral synthesis with interfaces. In International Conference on Computer Aided Design. 112-115.
19. Paulin, P., Knight, J., 1989. Force-directed scheduling for the behavioral synthesis of ASIC. IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst. 8, 6 (June), 661-678.
20. Proakis, J. G., Manolakis, D. G., 1996. Digital Signal Processing: Principles, Algorithms and Applications. Prentice Hall, Englewood Cliffs, NJ.
21. Sun, F., Ravi, S., Raghunathan, A., Jha, N., 2002. Synthesis of custom processors based on extensible platforms. In IEEE/ACM International Conference on Computer Aided Design. 641-648.
22. Synopsys. 2001a. PathMill Reference Guide. Synopsys Inc.
23. Synopsys. 2001b. PowerMill Reference Guide. Synopsys Inc.
24. Systems, C. D., 2000. Envisia Silicon Ensemble Place-and-Route Reference. Cadence Design Systems Inc.
25. Va Der, Werf, A., Aerts, E., Peek, M., Vanmeerbergen, J., Lippens, P., Verhaegh, W., 1992. Area optimization of multifunction processing units. In International Conference on Computer Aided Design. 292-299.
26. Zhang, X., Ng, K. W., 2000. A review of high-level synthesis for dynamically reconfigurable fpgas. Microprocess. Microsyst. 24, 199-211.