Seven subthreshold flip-flop cells

25th Norchip Conference, NORCHIP

Volumn , Issue , 2007, Pages

  Alstad, Håvard Pedersen ^a   Aunet, Snorre ^a  

^a UNIVERSITY OF OSLO   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGIES; COMPARATIVE STUDIES; D FLIP FLOPS; POWER DISSIPATIONS; SUB THRESHOLD REGION; SUB THRESHOLDS; SUPPLY VOLTAGES; ULTRA-LOW-POWER;

FLIP FLOP CIRCUITS;

EID: 50249115521     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NORCHP.2007.4481061     Document Type: Conference Paper

References (16)

1. Rabaey, J., Pedram, M., Landman, P.: Low Power Design Methodologies. Kluwer Academic Publishers, Boston (1995)
2. Swanson, R.M., Meindl, J.D.: Ion-implanted complementary MOS transistors in low-voltage circuits. IEEE J. S.-S. C. 7 (1972) 146-153
3. Soeleinan. H., Roy. K., Paul, B.C.: Robust subthreshold logic for ultra-low power operation. IEEE Tran. on VLSI Systems 9 (2001) 90-99
4. Andreou, A.G., et al.: Current-mode subthreshold MOS circuits for analog VLSI neural systems. IEEE T. Neural Netw. 2 (1991) 205-213
5. Weste, N.H.E., Harris, D.: CMOS VLSI Design - A Circuits and Systems Perspective, Addison-Wesley, Boston, MA (2005)
6. Xue, S., Oelmann, B.: Comparative study of low-voltage performance of standard-cell flip-flops. Proc. of IEEE ICECS 2001 2 (2001) 953-957
7. Johns, D., Martin, K.: Analog Integrated Circuit Design. John Wiley & Sons, Inc., Hoboken, NJ (1997)
8. Unger, S.H., Tan, C.J.: Clocking schemes for high-speed digital systems. IEEE Trans. Comput. C-35 (1986) 880-895
9. Oskuii, S.T.: Comparative study on low-power high-performance flip-flops. Master's thesis, Linkoping University (2003)
10. Suzuki, Y., Odagawa, K., Abe, T.: Clocked CMOS calculator circuitry. IEEE J. Solid-State Circuits SC-8 (1973) 462-169
11. Gerosa, G., et al.: A 2.2 W, 80 MHz superscalar RISC microprocessor. IEEE J. Solid-State Circuits 29 (1994) 1440-1452
12. Yuan, J.R., Karlsson, I., Svensson, C.: A true single-phase-clock dynamic CMOS circuit technique. IEEE J. S.-S. C. SC-22 (87) 899-901
13. Granhaug, K., Aunet, S.: Six subthreshold full adder cells characterized in 90 nm CMOS technology. In: 2006 IEEE Design and Diagnostics of Electronic Circuits and system. (2006) 27-32
14. Wang, A., Chandrakasan, A.: A 180 mV subthreshold FFT processor using a minimum energy design methodology. IEEE J. Solid-State Circuits 40 (2005) 310-319
15. Granhaug, K., Aunet, S.: Improving yield and defect tolerance in multifunction subthreshold CMOS gates. In: Defect and Fault-Tolerance in VLSI Systems. 21st IEEE International Symposium on. (2006) 20-28
16. Calhoun, B.H., Wang. A., Chandrakasan, A.: Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE J. Solid-State Circuits 40 (2005) 1778-1786