Comparative study of low-voltage performance of standard-cell flip-flops

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 2001, Pages 953-957

  Xue, Shang ^a   Oelmann, Bengt ^a  

^a MID SWEDEN UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG SIMULATIONS; CMOS TECHNOLOGY; COMPARATIVE STUDIES; DESIGN STYLES; HIGH-SPEED PERFORMANCE; LOW POWER; LOW POWER SUPPLY VOLTAGE; LOW-VOLTAGE; MEMORY ELEMENT; POWER SAVINGS; STANDARD CELL; VOLTAGE-SCALING;

CMOS INTEGRATED CIRCUITS; DESIGN; DIGITAL INTEGRATED CIRCUITS; ELECTRIC BATTERIES; FLIP FLOP CIRCUITS; STANDARDS;

ANALOG CIRCUITS;

EID: 62949137157     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. A. Chandrakasen, S. Sheng, and R. Brodersen, "Low-Power CMOS Digital Design, " IEEE J. of Solid-State Circuits, pp. 473-484, April 1992.
2. J. Yuan, I. Karlsson, and C. Svensson, "A True Single-Phase-Clock dynamic CMOS Circuit Technique, " IEEE Journal of Solid-State Circuits, vol. SC-22, pp. 899-901, 1987.
3. S. Ghannoum, D. Chtchvyrkov, and Y. Savaria, "A comparative study of single-phase clocked latches using estimation criteria, " Proc. of IEEE ISCAS, vol. 6, pp. 347-350, 1994.
4. C. Svensson and J. Yuan, "Latches and Flip-flops for Low-Power Systems, " Low-Power CMOS Design, Edited by A. Chandrakasan and R. Brodersen, pp. 233-238, IEEE Press 1996.
5. V. Stojanovic and V.G. Oklobdzija, "Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems, " IEEE J. of Solid-State Circuits, vol. SC-34, pp. 549-553, 1999.
6. U. Ko, A. Hill, and P. Balsara, "Design Techniques for High-Performance, Energy-Efficient Control Logic, " in ISLPED Dig. Tech. Papers, 1996.
7. J. Yuan and C. Svensson, "New Single-Clock CMOS Latches and Flip-Flops with Improved Speed and Power Savings, " IEEE J. of Solid-State Circuits, vol. SC-32, 1997.
8. G. Gerosa et. al, "A 2.2W, 80MHz Superscalar RISC Microprocessor, " IEEE J. of Solid-State Circuits, vol. 29, pp. 1440-1452, 1994.
9. S.-M. Kang and Y. Leblebici, CMOS Digital Integrated Circutis: Analysis and Design, 2nd edition, McGraw-Hill, 1999.
10. M. Vesterbacka, "A Static CMOS Master-Slave Flip-Flop Experiment, " Proc. of IEEE ICECS 2000, vol. 2, pp. 870-873, 2000.