A novel 8T SRAM cell with improved read-SNM

2007 IEEE North-East Workshop on Circuits and Systems, NEWCAS 2007

Volumn , Issue , 2007, Pages 1289-1292

  Sil, Abhijit ^a   Ghosh, Soumik ^a   Bayoumi, Magdy ^a  

^a University of Louisiana at Lafayette   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHANNEL LENGTHS; CHANNEL REGIONS; DEVICE GEOMETRIES; DOPANT FLUCTUATIONS; FUTURE TECHNOLOGIES; READ OPERATIONS; SCALING-DOWN; SRAM CELLS; SRAM STABILITY;

RADIOACTIVE MATERIALS;

STATIC RANDOM ACCESS STORAGE;

EID: 50049099491     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NEWCAS.2007.4488015     Document Type: Conference Paper

References (10)

1. A. Bhavnagarwala, X. Tang, and J. Meindl. "The impact of intrinsic device fluctuations on CMOS SRAM cell stability", Solid-State Circuits, IEEE Journal of, 2001. 36, 658-665
2. B. Calhoun and Chandrakasan, "A.Static noise margin variation for subthreshold SRAM in 65-nm CMOS". Solid-State Circuits, IEEE Journal of. 2006, 41, 1673-1679
3. Y. Ye, M. Khellah, D. Somasekhar and V. De. "Evaluation of differential vs. single-ended sensing and asymmetric cells in 90 nm logic technology for on-chip caches", Circuits and Systems. 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, 2006, 4pp.
4. S. Jain and P. Agarwal, "A low leakage and SNM free SRAM cell design in deep sub micron CMOS technology VLSI Design", 2006. Held jointly with 5th International Conference on Embedded Systems and Design.. 19th International Conference on, 2006, 4pp.
5. Y. Chang, F. Lai and C. Yang, "Zero-aware asymmetric SRAM cell for reducing cache power in writing zero", Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 2004 , 12, 827-836
6. L. Chang, D. Fried and J. Hergenrother. "Stable SRAM cell design for the 32 nm node and beyond", VLSI Technology, 2005. Digest of Technical Papers. 2005 Symposium on, 2005, 128-129
7. E. Seevink and F. List, "Static Noise Margin Analysis of MOS SRAM Cells", Solid-State Circuits, IEEE Journal of, 1987, 5, 748-754
8. Carlson, I. , Andersson, S. , Natarajan, S. and Alvandpour, A. "A high density, low leakage, 5T SRAM for embedded caches" Solid-State Circuits Conference, 2004. ESSCIRC 2004. Proceeding of the 30th European, 2004, 215-218
9. Takeda, K.. Hagihara. Y., Aimoto, Y., Nomura, M., Nakazawa, Y., Ishii, T. and Kobatake. H. "A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications",Solid-State Circuits, IEEE Journal of, 2006, 41. 113-121
10. Aly, R. E.,Bayoumi, M. A. "Low-Power Cache Design Using 7T SRAM Cell " Circuit and Systems Il, IEEE Transaction on, April 2007, 318-322