Serialized asynchronous links for NoC

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 1003-1008

  Ogg, S ^a   Valli, E ^b   Al Hashimi, B ^a   Yakovlev, A ^c   D'Alessandro, C ^c   Benini, L ^b  

^a UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

^b UNIVERSITY OF BOLOGNA   (Italy)

^c NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

Asynchronous; Network on chip; Point to point links; Serial

Indexed keywords

ASYNCHRONOUS; ASYNCHRONOUS LINKS; CLOCK SPEEDS; DESIGN REQUIREMENTS; FOUNDRY MODELS; NETWORK-ON-CHIP; POINT TO POINT; POINT-TO-POINT LINKS; REDUCED POWER CONSUMPTION; SERIAL; SERIAL LINKS; TRANSISTOR-LEVEL SIMULATIONS;

ELECTRIC NETWORK TOPOLOGY; INDUSTRIAL ENGINEERING; TESTING; WIRE;

SWITCHES;

EID: 49749146712     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484812     Document Type: Conference Paper

References (15)

1. A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez, and C. A. Zeferino, "SPIN: a scalable, packet switched, on-chip micro-network," in DATE 2003.
2. D. Bertozzi and L. Benini, "Xpipes: A network-on-chip architecture for gigascale systems-on-chip," IEEE Circuits and Systems Magazine, vol. 4, pp. 18-31, 2004.
3. K. Goossens, J. Dielissen, and A. Radulescu, "AEthereal network on chip: concepts, architectures, and implementations," IEEE Design & Test of Computers, vol. 22, pp. 414-21, 2005.
4. D. Siguenza-Tortosa and J. Nurmi, "Proteo: a new approach to network-on-chip," in IASTED Conference on Communication Systems and Networks, Malaga, Spain, 2002, pp. 355-9.
5. D. Wiklund and L. Dake, "SoCBUS: switched network on chip for hard real time embedded systems," in IPDPS 2003.
6. M. Amde et al, "Asynchronous on-chip networks," in System-on-Chip: Next Generation Electronics, B. M. Al-Hashimi, Ed.: IEE, 2006, pp. 625-52.
7. E. Beigne et al, "An asynchronous NOC architecture providing low latency service and its multi-level design framework," in 11th IEEE International Symposium on Asynchronous Circuits and Systems, 2005.
8. S. Moore, G. Taylor, R. Mullins, and P. Robinson, "Point to point GALS interconnect," in International Symposium on Asynchronous Circuits and Systems, 2002.
9. A. Morgenshtein et al, "Comparative analysis of serial vs parallel links in NoC," in International Symposium on System-on-Chip Tampere, Finland, 2004, pp. 185-8.
10. A. Pullini et al, "NoC Design and Implementation in 65nm Technology," in Networks-on-Chip, 2007. NOCS 2007. First International Symposium on, 2007, pp. 273-282.
11. L. Kangmin, L. Se-Joong, and Y. Hoi-Jun, "Low-power network-on-chip for high-performance SoC design," IEEE Transactions VLSI Systems, vol. 14, pp. 148-60, 2006.
12. D. E. Muller and W. S. Bartky, "A Theory of Asynchronous Circuits," in Proceedings of an International Symposium on the Theory of Switching, 1959, pp. 204-243.
13. R. David, "Modular design of asynchronous circuits defined by graphs," IEEE Transactions on Computers, vol. C-26, pp. 727-737, 1977.
14. L. Morin and H. F. Li, "Design of synchronisers: a review," IEE Proceedings E (Computers and Digital Techniques), vol. 136, pp. 557-64, 1989.
15. S. B. Furber and P. Day, "Four-phase micropipeline latch control circuits," IEEE Transactions VLSI Systems, vol. 4, 1996.