Point to point GALS interconnect

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2002, Pages 69-75

  Moore, Simon ^a   Taylor, George ^a   Mullins, Robert ^a   Robinson, Peter ^a  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS INTERCONNECTS; CHANNEL COMMUNICATION; CLOCK DOMAINS; GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS; LOW LATENCY; METASTABILITIES; PERFORMANCE; POINT-TO-POINT COMMUNICATION; SELF-CALIBRATING; SYNCHRONOUS SYSTEM;

CLOCKS;

EID: 77957959731     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. W. J. Bainbridge and S. B. Furber. Delay insensitive system-on-chip interconnect using 1-of-4 data encoding. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, March 2001.
2. David S. Bormann and Peter Y. K. Cheung. Asynchronous wrapper for heterogeneous systems. In Proc. International Conf. Computer Design (ICCD), October 1997.
3. Daniel M. Chapiro. Globally-Asynchronous Locally-Synchronous Systems. PhD thesis, Stanford University, October 1984.
4. T. Chelcea and S. M. Nowick. A low-latency FIFO for mixed-clock systems. In Proceedings of the IEE Computer Society Annual Workshop on VLSI (WVLSI'OO), April 2000.
5. George Taylor, Simon Moore, Steev Wilcox and Peter Robinson. An on-chip dynamically recalibrated delay line for embedded self-timed systems. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 2000.
6. A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, J. Öberg, P. Ellervee, and D. Lundqvist. Lowering power consumption in clock by using globally asynchronous, locally synchronous design style. In Proc. ACM/IEEE Design Automation Conference, 1999.
7. Howard W. Johnson and Martin Graham. High-Speed Digital Design - A Handbook of Black Magic. Prentice Hall, 1993.
8. S. W. Moore, G. S. Taylor, P. A. Cunningham, R. D. Mullins, and P. Robinson. Self-calibrating clocks for globally asynchronous locally synchronous systems. In Proc. International Conf. Computer Design (ICCD), September 2000.
9. S. W. Moore, G. S. Taylor, P. A. Cunningham, R. D. Mullins, and P. Robinson. Using stoppable clocks to safely interface asynchronous and synchronous subsystems. In Asynchronous INTerfaces: tools, techniques, and implementations (AINT), July 2000.
10. Jens Muttersbach, Thomas Villiger, and Wolfgang Fichtner. Practical design of globally-asynchronous locally-synchronous systems. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 52-59, April 2000.
11. Miroslav Pečhouček. Anomalous response times of input synchronizers. IEEE Transactions on Computers, 25(2): 133-139, February 1976.
12. S. E. Schuster. Asynchronous interlocked pipelined cmos (IPCMOS) circuits operating at 3.3-4.5GHz. In Asynchronous INTerfaces: tools, techniques, and implementations (AINT), July 2000.
13. Charles L. Seitz. System timing. In Carver A. Mead and Lynn A. Conway, editors, Introduction to VLSI Systems, chapter 7. Addison-Wesley, 1980.
14. Allen E. Sjogren and Chris J. Myers. Interfacing synchronous and asynchronous modules within a high-speed pipeline. In Advanced Research in VLSI, pages 47-61, September 1997.
15. I. Sutherland and S. Fairbanks. GasP: a minimal FIFO control. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, March 2001.
16. K.Y. Yun and A. E. Dooply. Pausible clocking based heterogeneous systems. IEEE Transactions on VLSI Systems, 7(4):482-487, December 1999.