Transparent reconfigurable acceleration for heterogeneous embedded applications

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 1208-1213

  Beck, Antonio Carlos S ^a,b   Rutzig, Mateus B ^a   Gaydadjiev, Georgi ^b   Carro, Luigi ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY CODES; CHLORINE COMPOUNDS; CODES (STANDARDS); CODES (SYMBOLS); COMPUTER PROGRAMMING; COMPUTER SOFTWARE; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUITS; PARALLEL ALGORITHMS; PLASMA WAVES; PROGRAM COMPILERS; TESTING;

BINARY TRANSLATION; COARSE GRAIN RECONFIGURABLE ARRAYS; COMPUTATIONAL MODELLING; CONTROL FLOWS; DATA FLOWS; EMBEDDED APPLICATIONS; HARDWARE RESOURCES; PERFORMANCE IMPROVEMENTS; PROCESSING CAPABILITIES; RE-CONFIGURABLE; RE-CONFIGURABLE ARCHITECTURE; RUN-TIME; SOFTWARE COMPATIBILITY; SPECULATIVE EXECUTION;

EMBEDDED SYSTEMS;

EID: 49749131907     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484843     Document Type: Conference Paper

References (26)

1. Wall, D. "Limits of instruction-level parallelism". In Proceedings of the 4th international conference on Architectural support for programming languages and operating systems, p.176-188, 1991
2. Xu, B. Albonesi, D.H. "Methodology for the analysis of dynamic application parallelism and its application to reconfigurable computing". In Proceedings of SPIE, Vol. 3844, p. 78-86, 1999
3. Venkataramani. G.. Najjar. W.. Kurdahi. F.. Bagherzadeh. N.. Bohm W.. "A Compiler Framework for Mapping Applications to a Coarse grained Reconfigurable Computer Architecture". In Conf. on Compilers, Architecture and Synthesis for Embedded Systems (CASES). 2001
4. Lysecky, R., Stitt, G., Vahid, F., "Warp Processors". In ACM Transactions on Design Automation of Electronic Systems (TODAES), pp. 659-681, July 2006
5. Or-Bach, Z. "Panel: (when) will FPGAs kill ASICs?". In 38th Design Automation Conference (DAC), 2001.
6. Compton K., Hauck, S., "Reconfigurable computing: A survey of systems and software". In ACM Computing Surveys, vol. 34, no. 2, pp. 171-210, June 2002.
7. Hauck, S., Fry, T., Hosler, M., Kao, J., "The Chimaera reconfigurable functional unit". In Proc. IEEE Symp. FPGAs for Custom Computing Machines, Napa Valley, CA, pp. 87-96, 1997.
8. Hauser, J. R., Wawrzynek, J., "Garp: a MIPS processor with a reconfigurable coprocessor". In Proc. 1997 IEEE Symp. Field Programmable Custom Computing Machines, pp. 12-21, 1997.
9. Sankaralingam, k., Nagarajan, R., Liu, H., Kim, C. , Huh, J. , Burger, D. , Keckler, S. W., Moore C. R., "Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture". In Proc. of the 30th Int. Symp. on Computer Architecture, pp. 422-433, June 2003.
10. Swanson, S., Michelson, K., Schwerin, A., Oskin. M. " WaveScalar". In MICRO-36, Dec. 2003
11. Goldstein, S. C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Taylor, R.R., "PipeRench: A Reconfigurable Architecture and Compiler". In IEEE Computer, pp. 70-77, April, 2000
12. Vassiliadis, S., Gaydadjiev, G. N., Bertels, K.L.M., Panainte, E. M., "The Molen Programming Paradigm". In Proceedings of the Third International Workshop on Systems, Architectures, Modeling, and Simulation, pp. 1-10, Greece, July 2003
13. Lysecky, R., Vahid F., Tan, S., A Study of the Scalability of On-Chip Routing for Just-in-Time FPGA Compilation"". In IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 57-62, 2005
14. Clark, N., Kudlur, M., Park, H. Mahlke, S., Flautner, K., "Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization". In International Symposium on Microarchitecture (MICRO-37), pp. 30-40, Dec. 2004
15. Gschwind, M., Altman, E., Sathaye, P., Ledak, Appenzeller, D. "Dynamic and Transparent Binary Translation". In IEEE Computer, vol. 3 n. 33, (2000) 54-59
16. González, A., Tubella, J., Molina, C., "Trace-Level Reuse". In Int'l Conf. on Parallel Processing, Sep. 1999
17. Burns, J.; Gaudiot, J.-L, "SMT layout overhead and scalability". In Parallel and Distributed Systems, IEEE Transactions on On page(s): 142-155, Volume: 13, Issue: 2, Feb 2002
18. Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge T., Brown, R.B., "MiBench: A Free, Commercially Representative Embedded Benchmark Suite. 4th Workshop on Workload Characterization", Austin, TX, Dec. 2001
19. Leonardo Spectrum, available at homepage: http://www.mentor.com
20. Patel S. J., Lumetta, S. S. "rePLay: A Hardware Framework for Dynamic Optimization". In IEEE Trans. Comput., vol. 50, no. 6, pp. 590-608, 2001
21. Smith, J. E. "A study of branch prediction strategies". In Proceedings of the 8th annual symposium on Computer Architecture, p.135-148, May 12-14, 1981
22. Yeager, K.C. "The Mips R10000 Superscalar Microprocessor,"; IEEE Micro, pp. 28-40, Apr. 1996
23. Intel Pentium 4 Homepage -http://www.intel.com/products/processor/ pentium4/index.htm
24. Wilcox K., Manne, S. "Alpha processors: A history of power issues and a look to the future". CoolChips Tutorial An Industrial Perspective on Low Power Processor Design in conjunction with Micro-33, 1999.
25. Synopsis PowerCompiler, datasheet available at homepage: http://www.synopsys.com/products/power/power_ds.pdf
26. Minimips VHDL available at http://www.opencores.org