A delay-efficient radiation-hard digital design approach using CWSP elements

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 354-359

  Nagpal, Charu ^a   Garg, Rajesh ^a   Khatri, Sunil P ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODE WORDS; DIGITAL DESIGNS; RADIATION-HARDENED;

CANNING; INDUSTRIAL ENGINEERING; TESTING;

DIGITAL ARITHMETIC;

EID: 49749097139     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484705     Document Type: Conference Paper

References (33)

1. Q. Zhou and K. Mohanram, "Transistor sizing for radiation hardening," in Proc. International Reliability Physics Symposium, pp. 310-315, apr 2004.
2. A. Johnston, "Scaling and technology issues for soft error rate," in Proc. Annual Research Conference on Reliability, oct 2000.
3. M. Caffrey, P. Graham, E. Johnson, and M. Wirthli, "Single-event upsets in SRAM FPGAs"," in Proc. International Conference on Military and Aerospace Programmable Logic Devices, sep 2002.
4. C. Carmichael, E. Fuller, M. Caffrey, P. Blain, and H. Bogrow, "SEU mitigation techniques for virtex FP-GAs in space applicaions," in Proc. International Conference on Military and Aerospace Programmable Logic Devices, sep 1999.
5. T. Speers, J. Wang, B. Cronquist, J. McCollum, H. Tseng, R. Katz, and I. Kleyner, "0.25pm flash memory based FPGA for space application," in Proc. International Conference on Military and Aerospace Programmable Logic Devices, sep 1999.
6. B. Gill, M. Nicolaidis, F. Wolff, C. Papachristou, and S. Garverick, "An efficient BICS design for SEUs detection and correction in semiconductor memories," in Proceedings, Design, Automation and Test in Europe, pp. 592-597, march 2005.
7. W. Massengill, M. Alles, and S. Kerns, "SEU error rates in advanced digital CMOS," in Proc. Second European Conference on Radiation and its Effects on Components and Systems, pp. 546 - 553, sep 1993.
8. J. Pickle and J. Blandford, "CMOS RAM cosmic-ray-induced error rate analysis," IEEE Trans. on Nuclear Science, vol. NS-29, pp. 3962-3967, 1981.
9. K. Hass and J. Gambles, "Single event transients in deep submicron CMOS," in Proc. IEEE 42nd Midwest Symposium on Circuits and System, pp. 122-125, 1999.
10. W. Beauvais, P. McNulty, W. A. Kader, and R. Reed, "SEU parameters and proton-induced upsets," in Proc. Second European Conference on Radiation and its Effects on Components and Systems, pp. 54-545, sept 1993.
11. G. Messenger, "Collection of charge on junction nodes from ion tracks," IEEE Trans. Nuclear Science, vol. 29, no. 6, pp. 2024-2031, 1982.
12. A. Dharchoudhury, S. Kang, H. Cha, and J. Patel, "Fast timing simulation of transient faults in digital circuits," in Proc. IEEE/ACM International Conference on Computer-Aided Design, pp. 719-726, Nov 1994.
13. Q. Zhou and K. Mohanram, "Gate sizing to radiation harden combinational logic," in Proceedings, Computer-Aided Design of Integrated Circuits and Systems, pp. 155-166, Jan 2006.
14. D. Mavis and P. Eaton, "Soft error rate mitigation techniques for modern microcircuits," pp. 216-225, 2002.
15. L. Anghel, D. Alexandrescu, and M. Nicolaidis, "Evaluation of a soft error tolerance technique based on time and/or space redundnacy," in Proceedings, 13th Symposium on Integrated Circuits and Systems Design, pp. 237-242, 2000.
16. S. Mitra, N. Seifert, M. Zhang, and K. Kim, "Robust system design with built-in soft-error resilience," IEEE Computer, pp. 43-52, Feb 2005.
17. E. Fuller, M. Caffrey, A. Salazar, C. Carmichael, and J. Fabula, "Radiation testing update, SEU mitigation, and availability analysis of the Virtex FPGA for space reconfigurable computing," in Proc. International Conference on Military and Aerospace Programmable Logic Devices, sep 2000.
18. J. Wang, B. Cronquist, and J. McGowan, "Rad-hard/hi-rel FPGA," in Proc. of the Third ESA Electronic Components Conference, apr 1997.
19. T. May and M. Woods, "Alpha-particle-induced soft errors in dynamic memories," IEEE Trans. on Electron Devices, vol. ED-26, pp. 2-9, jan 1979.
20. G. Agrawal, L. Massengill, and K. Gulati, "A proposed SEU tolerant dynamic random access memory (DRAM) cell," in IEEE Transactions on Nuclear Science, vol. 41, pp. 2035-2042, Dec 1994.
21. M. Nicolaidis, "Time redundancy based soft-error tolerance to rescue nanometer technologies," in VLSI Test Symposium, pp. 86-94, April 1999.
22. Q. Zhou and K. Mohanram, "Transistor sizing for radiation hardening," in Proceedings, Reliability Physics Symposium Proceedings, pp. 310-315, 2004.
23. M. Nicolaidis, "Time redundancy-based soft-error tolerance to rescue nanometer technologies," in Proceedings, IEEE VLSI Test Symposium, pp. 86-94, 1999.
24. R. Garg, N. Jayakumar, S. Khatri, and G. Choi, "A design approach for radiation-hard digital electronics," in DAC '06: Proceedings of the 43rd annual conference on Design automation, pp. 773-778, ACM Press, 2006.
25. J. Rabaey, Digital Integrated Circuits: A Design Perspective. Prentice Hall Electronics and VLSI Series, Prentice Hall, 1996.
26. E. E. C. for Space Standardization, "Energetic Particle Radiation, http://www.spenvis.oma.be/spenvis/ecss/ecss09/ecss09.html."
27. J. Feynman, G. Spitale, J. Wang, and S. Gabriel, Interplanetary Proton Fluence Model: JPL 1991. J. Geophys. Res. 98, A8, 1993.
28. S. Das, S. Pant, D. Roberts, S. Lee, D. Blaauw, T. Austin, T. Mudge, and K. Flautner, "A self-tuning DVS processor using delay-error detection and correction," Journal of VLSI Circuits, pp. 258-261, Jun 2005.
29. S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, T. Mudge, and K. Flautner, "A self-tuning dynamic voltage scaled processor using delay-error detection and correction," pp. 792-804, Apr 2006.
30. D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, "Razor: a low-power pipeline based on circuit-level timing speculation," in International Symposium on Microarchitecture, pp. 7-18, Dec 2003.
31. L. Nagel, "Spice: A computer programtosimulate computer circuits," in University of California, Berkeley UCB/ERL Memo M520, May 1995.
32. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," in Proc. of IEEE Custom Integrated Circuit Conference, pp. 201-204, Jun 2000. http://www-device.eecs.berkeley.edu/ptm.
33. W. K. C. Lam, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, "Valid clock frequencies and their computation in wavepipelined circuits," Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 7, pp. 791-807, 1996.