Valid clock frequencies and their computation in wavepipelined circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 15, Issue 7, 1996, Pages 791-807

  Lam, William K C ^a   Brayton, Robert K ^b   Sangiovanni Vincentelli, Alberto L ^a  

^a HEWLETT PACKARD COMPANY   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BOOLEAN FUNCTIONS; COMPUTATIONAL COMPLEXITY; DELAY CIRCUITS; ELECTRIC NETWORK PARAMETERS; ELECTRIC NETWORK TOPOLOGY; FLIP FLOP CIRCUITS; LINEAR PROGRAMMING; VECTORS;

CLOCK FREQUENCIES; WAVE PIPELINED CIRCUITS;

COMBINATORIAL CIRCUITS;

EID: 0030195583     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.503946     Document Type: Article

References (28)

1. R.E. Bryant, "Graph based algorithms for boolean function manipulation," IEEE Trans. Comput., vol. C-35, pp. 677-691, Aug. 1986.
2. H.C. Chen and D.H. Du, ''Path sensitization in critical path problem." in Proc. ACM Workshop Timing Iss. Specifical. Synth. Digital Syst., 1990.
3. S. Chen, H. Chen, and D. Du, "The role of long and short paths in circuit performance optimization," in Proc. 29th ACM/IEEE Design Automation Conf., 1992, pp. 543-548.
4. L. Gotten, "Maximum rate pipelined systems," in Proc. AFIPS Proc. Spring Joint Comput. Conf., 1969, pp. 581-586.
5. S. Devadas, K. Keutzer, and S. Malik, "Certified timing verification and transition delay of a logic circuit," in Proc. 29th Design Automation Conf., June 1992, pp. 549-555.
6. "Delay computation in combinational logic circuits: Theory and algorithms," in Proc. IEEE/ACM Int. Conf. Compuler-Aided Design, Nov. 1991, pp. 176-179.
7. B. Ekroot, "Optimization of pipelined processors by insertion of combinational logic delay," Ph.D. thesis, Stanford Univ., Stanford, CA, 1987.
8. J. Fishburn, "Clock skew optimization," IEEE Trans. Comput., vol. 39, pp. 945-951, July 1990.
9. C.T. Gray, W. Liu, and R.K. Cavin III, "Timing constraints for wavepipelined systems," IEEE Trans. Computer-Aided Design, vol. 13. pp. 987-1004, Aug. 1994.
10. J.L. Hcnncssy and D.A. Patterson, Computer Architecture: A Quantitative Approach. San Francisco, CA: Morgan Kaufmann, 1989.
11. S. Huang, T. Parng, and J. Shyu, "A new approach to solving false path problem in timing analysis," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 1991, pp. 216-221.
12. D. Joy and M. Ciesielski, "Placement for clock period minimization with multiple wave propagation," in Proc 28th Design Automation Conf., 1991, pp. 640-643.
13. "Clock period minimization with wave pipelining," IEEE Trans. Computer-Aided Design, vol. 12, pp. 461-472, Apr. 1993.
14. P. Kogge, The Architecture of Pipelined Computers. Englewood Cliffs: Prentice-Hall, NJ, 1981.
15. W. Lam and R. Brayton, Timed Boolean Functions - A Unified Formalism for Exact Timing Analysis: Reading, MA: Kluwer Academic, 1994.
16. W. Lam, R. Brayton, and A. Sangiovanni-Vincentelli, "Exact minimum delay computations and clock frequencies," Univ. California, Berkeley, ERL Memo, UCB/ERL, 1992.
17. "Minimum cycle time of synchronous circuit with bounded delays," Univ. California, Berkeley, ERL Memo, UCB/ERL M92/56, May 1992.
18. "Circuit delay models and their exact computation using timed Boolean functions," in Proc. IEEE/ACM Design Automation Conf., 1993, pp. 128-134.
19. "Exact delay computation with timed Boolean function," Univ. California, Berkeley, ERL Memo. UCB/ERL M92/57, May 1992.
20. "Valid clocking in wavepipelined circuits," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 1992, pp. 518-525.
21. W. Lien and W. Burleson, "Wave-domino logic: Timing analysis and applications," in Proc. ACM Workshop Timing Iss. Specific. Synth. Digital Syst., 1992.
22. L. Liu.H. Chen, and D. Du, "The calculation of signal stable ranges in combinational circuits," in Proc. IEEF. Int. Conf. Cnmputer-Aided Design, 1991, pp. 312-315.
23. H. Loomis, "The maximum rate accumulator," IEEE Trans. Electron. Comput., vol. EC-15, pp. 628-639, Aug. 1966.
24. P. McGeer and R. Brayton, "Probably correct critical paths," in Proc. Decennial Caltech VLSI Conf., 1989.
25. K. Sakallah, T. Mudge, T. Burks, and E. Davidson, "Synchronization of pipelines," Computer Science and Engineering, Univ. Michigan, Ann Arbor, Tech. Rep. CSE-TR-97-91, Feb. 1990.
26. [26[ S.H. Unger, Asynchronous Sequential Switching Circuits. New York: Wiley, 1969.
27. D. Wong, D. DeMicheli, and G. Flynn, "Inserting active delay elements to achieve wave pipelining," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 1989, pp. 270 273.
28. D. Wong.D. DeMicheli, G. Flynn, and R. Huston, "A bipolar population counter using wave pipelining to achieve 2.5x normal clock frequency," IEEE J. Solid-State Circuits, vol. 27, pp. 745-753, May 1992.