Notice of Removal: A low reference spurs 15 GHz 0.13 ?m CMOS frequency synthesizer using a fully-sampled feed-forward loop filter architecture

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 11, 2007, Pages 2503-2514

  Maxim, Adrian ^a  

^a SILICON LABORATORIES   (United States)

Author keywords

Charge pump; Frequency synthesizer; Phase noise; Phase locked loop (PLL); Ring oscillator; Sampled filter; spurs

Indexed keywords

CHARGE PUMP CIRCUITS; CMOS INTEGRATED CIRCUITS; FREQUENCY SYNTHESIZERS; NETWORK ARCHITECTURE; OSCILLATORS (ELECTRONIC); PHASE LOCKED LOOPS; PHASE NOISE; SWITCHED CAPACITOR NETWORKS;

CHARGE PUMP; PHASE LOCKED LOOP (PLL); RING OSCILLATOR; SAMPLED FILTER; SPURS;

MICROWAVE FILTERS;

EID: 49549120539     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.907171     Document Type: TB

References (18)

1. J. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, Nov. 1996.
2. D. Boerstler, "A low-jitter PLL clock generator for microprocessors with lock range of 340-612 MHz," IEEE J. Solid-State Circuits, vol. 34, no. 4, pp. 513-519, Apr. 1999.
3. M.Von Paemel, "Analysis of a charge-pump PLL:Anewmodel," IEEE Trans. Commun., vol. 42, no. 7, pp. 2490-2498, Jul. 1994.
4. A. Maxim, "A 0.16-2.55 GHz CMOS active clock deskewing PLL using analog phase interpolation," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 110-131, Jan. 2005.
5. A. Maxim, "Low-jitter loop filter for a phase-locked loop system," U.S. patent 6,690,240, Feb. 10, 2004, U.S. patent 6,828,864, Dec. 7, 2004.
6. A. Maxim et al., "A low-jitter 125-1250-MHz process-independent and ripple-poleless 0.18--m CMOS PLL based on a sample-reset loop filter," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1673-1683, Nov. 2001.
7. T. Lee and B. Razavi, "A stabilization technique for phase-locked frequency synthesizers," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 888-894, Jun. 2003.
8. M. Hufford et al., "An improved wideband PLL with adaptive frequency response that tracks the reference," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2005, pp. 549-552.
9. A. Maxim, "A -86 dBc reference spurs 1-5 GHz 0.13 -m CMOS PLL using a dual-path sampled loop filter architecture," in Symp. VLSI Circuits Dig. Tech. Papers, 2005, pp. 363-366.
10. J. Maneatis et al., "Self-biased, high bandwidth, low jitter 1 to 4096 multiplier PLL," in IEEE ISSCC Dig. Tech. Papers, 2003, pp. 424-425.
11. P. Lim, "An area-efficient PLL architecture in 90-nm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, Kyoto, Japan, 2005, pp. 48-49.
12. J. Kim et al., "A 20 GHz phase locked loop for 40 GHz serializing transmitter in 0.13 -m CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, 2005, pp. 144-147.
13. B. Zhang, P. E. Allen, and J. M. Huard, "A fast switching PLL frequency synthesizer with an on-chip passive discrete-time loop filter in 0.25--m CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 855-865, Jun 2003.
14. A. L. S. Loke et al., "A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1894-1907, Aug. 2006.
15. T. L. See et al., "A quad-band GSM-GPRS transmitter with digital auto-calibration," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2200-2214, Dec. 2004.
16. S. Dosho et al., "An ultra-wide range digitally adaptive control phase locked loop with new 3-phase switched capacitor loop filter," in Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 33-34.
17. P. Joohwan et al., "Fractional-N PLL with 90 deg phase shift lock and active switched-capacitor loop filter," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2005, pp. 329-332.
18. A. A. Abidi, "Phase noise and jitter in CMOS ring oscillators," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1803-1816, Aug. 2006.