Versatility of extended subwords and the matrix register file

Transactions on Architecture and Code Optimization

Volumn 5, Issue 1, 2008, Pages 1-30

  Shahbahrami, Asadollah ^a,b   Juurlink, Ben ^a   Vassiliadis, Stamatis ^a  

^a Delft University of Technology ^*  (Netherlands)

^b UNIVERSITY OF GUILAN   (Iran)

Author keywords

Multimedia standards; SIMD architectures; SIMD programming

Indexed keywords

COST FUNCTIONS; DATA HANDLING; MAGNETORHEOLOGICAL FLUIDS; MEMORY ARCHITECTURE; MULTIMEDIA SYSTEMS;

COLOR SPACE CONVERSION; MULTIMEDIA APPLICATIONS; MULTIMEDIA STANDARDS; QUARTER PIXEL RESOLUTION; REGISTER FILE ORGANIZATIONS; SIMD ARCHITECTURE; SIMD PROGRAMMING; SUM OF ABSOLUTE DIFFERENCES;

MATRIX ALGEBRA;

EID: 48849106094     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1369396.1369401     Document Type: Article

References (39)

1. AUSTIN, T., LARSON, E., AND ERNST, D. 2002. SimpleScalar: An infrastructure for computer system modeling. IEEE Comput. 35, 2, 59-67.
2. BARON, M. 2005. Cortex-A8: High speed, low power. Microprocessor Rep. 11, 14, 1-6.
3. BARTKOWIAK, M. 2001. Optimizations of color transformation for real time video decoding. In Proceedings of the EURASIP Conference on Digital Signal Processing for Multimedia Communications and Services.
4. BENSAALI, F. AND AMIRA, A. 2005. Accelerating colour space conversion on reconfigurable hardware. Image Vision Comput. 23, 935-942.
5. CHATTERJI, S., NARAYANAN, M., DUELL, J., AND OLIKER, L. 2003. Performance evaluation of two emerging media processors: VIRAM and Imagine. In Proceedings of the 14th IEEE International Symposium on Parallel and Distributed Processing. 229-235.
6. DEB, S. 2005. Video Data Management and Information Retrieval. IRM Press, Hershey, Pennsylvania, USA.
7. DIEFENDORFF, K., DUBEY, P. K., HOCHSPRUNG, R., AND SCALES, H. 2000. AltiVec extension to powerPC accelerates media processing. IEEE Micro 20, 2, 85-95.
8. FLACHS, B., ASANO, S., DHONG, S. H., HOFSTEE, H. P., GERVAIS, G., KIM, R., LE, T., LIU, P., LEENSTRA, J., MICHAEL, J. L. B., OH, H. J., MUELLER, S. M., TAKAHASHI, O., HATAKEYAMA, A., WATANABE, Y., YANO, N., BROKENSHIRE, D. A., PEYRAVIAN, M., VANDUNG, T., AND IWATA, E. 2006. The microarchitecture of the synergistic processor for a cell processor. IEEE J. Solid-State Circuits 41, 63-70.
9. GOODACRE, J. AND SLOSS, A. N. 2005. Parallelism and the ARM instruction set architecture. IEEE Comput. 38, 7, 42-50.
10. GSCHWIND, M., HOFSTEE, H. P., FLACHS, B., HOPKINS, M., WATANABE, Y., AND YAMAZAKI, T. 2006. Synergistic processing in cell's multicore architecture. IEEE Micro 26, 2, 10-24.
11. GWENNAP, L. 1996. Digital, MIPS add multimedia extensions. Microprocessor Rep. 10, 15, 24-28.
12. HUANG, L., LAI, M., DAI, K., YUE, H., AND SHEN, L. 2007. Hardware support for arithmetic units of processor with multimedia extension. In Proceedings of the IEEE International Conference on Multimedia and Ubiquitous Engineering. 633-637.
13. IBM 2007. Synergistic Processor Unit Instruction Set Architecture. IBM. Version 1.2.
14. JENNINGS, M. D. AND CONTE, T. M. 1998. Subword extensions for video processing on mobile systems. IEEE Concurrency 6, 3, 13-16.
15. JUURLINK, B., BORODIN, D., MEEUWS, R. J., AALBERS, G. T., AND LEISINK, H. 2007. The SimpleScalar Instruction Tool (SSIT) and the SimpleScalar Architecture Tool (SSAT). Available via http://ce.et.tudelft.nl/~shahbahrami/
16. KOZYRAKIS, C., GEBIS, J., MARTIN, D., WILLIAMS, S., MAVROIDIS, I., POPE, S., JONES, D., PATTERSON, D., AND YELICK, K. 2000. Vector IRAM: A media-oriented vector processor with embedded DRAM. In Proceedings of the 12th International Conference on Hot Chips.
17. KUHN, P. 1999. Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation. Kluwer Academic Publ. Boston, MA.
18. LARSEN, S. AND AMARASINGHE, S. 2000. Exploiting superword level parallelism with multimedia instruction sets. In Proceedings of the ACM Conference on Programming Language Design and Implementation. 145-156.
19. LEE, A. J. T., HONG, R. W., AND CHANG, M. F. 2004. An approach to content-based video retrieval. In Proceedings of the IEEE International Conference on Multimedia and Expo. Vol. 1. 273-276.
20. LEE, J., VIJAYKRISHNAN, N., IRWIN, M. J., AND WOLF, W. 2004. An architecture for motion estimation in the transform domain. In Proceedings of the 17th IEEE International Conference on VLSI Design.
21. LEE, R. B. AND SMITH, M. D. 1996. Media processing: A new design target. IEEE Micro 16, 4, 6-9.
22. MORENO, J. H., ZYUBAN, V., SHVADRON, U., NEESER, F. D., DERBY, J. H., WARE, M. S., KAILAS, K., ZAKS, A., GEVA, A., BEN- DAVID, S., ASAAD, S. W., FOX, T. W., LITTRELL, D., BIBERSTEIN, M., NAISHLOS, D., AND HUNTER, H. 2003. An innovative low-power high-performance programmable signal processor for digital communications. IBM J. Res. Develop. 47, 2/3, 299-326.
23. Motorola Inc. 1998. AltiVec Technology Programming Environments Manual. Motorola Inc. Rev.0.1.
24. NAISHLOS, D., BIBERSTEIN, M., DAVID, S. B., AND ZAKS, A. 2003. Vectorizing for a SIMdD DSP Architecture. In International Conference on Compilers, Architectures and Synthesis for Embedded Systems. 2-11.
25. PELEG, A., WILJIE, S., AND WEISER, U. 1997. Intel MMX for Multimedia PCs. Commun. ACM 40, 1, 24-38.
26. POYNTON, C. 1996. A Technical Introduction to Digital Video. Wiley, New York.
27. RABBANI, M. AND JONES, P. W. 1991. Digital Image Compression Techniques. Bellinghan, Washington.
28. RAMAN, S. K., PENTKOVSKI, V., AND KESHAVA, J. 2000. Implementing streaming SIMD extensions on the Pentium 3 processor. IEEE Micro 20, 4, 47-57.
29. SESHAN, N. 1998. High VelociTI Processing. IEEE Signal Processing Mag. 15, 2, 86-101.
30. SHAHBAHRAMI, A., JUURLINK, B., BORODIN, D., AND VASSILIADIS, S. 2006a. Avoiding conversion and rearrangement overhead in SIMD architectures. Intern. J. Parallel Programming 34, 3, 237-260.
31. SHAHBAHRAMI, A., JUURLINK, B., AND VASSILIADIS, S. 2006b. Accelerating color space conversion using extended subwords and the matrix register file. In Proceedings of the 8th IEEE International Symposium on Multimedia. 37-46.
32. SHAHBAHRAMI, A., JUURLINK, B., AND VASSILIADIS, S. 2006c. Limitations of special-purpose instructions for similarity measurements in media SIMD extensions. In Proceedings of the ACM International Conference on Compilers, Architecture and Synthesis for Embedded Systems. 293-303.
33. SHANABLEH, T. AND GHANBARI, M. 2000. Heterogeneous video transcoding to lower spatio-temporal resolutions and different encoding formats. IEEE Trans. Multimedia 2, 2, 101-110.
34. SLINGERLAND, N. AND SMITH, A. J. 2002. Measuring the performance of multimedia instruction sets. IEEE Trans. Comput. 51, 11, 1317-1332.
35. TAMHANKAR, A. AND RAO, K. R. 2003. An overview of H.264/MPEG-4 Part 10. In Proceedings of the 4th International Conference on Video and Image Processing and Multimedia Communications. 1-51.
36. Texas Instruments 2007. TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide. Texas Instruments. Literature Number: SPRU732D.
37. TREMBLAY, M., O'CONNOR, J. M., NARAYANAN, V., AND HE, L. 1996. VIS speeds new media processing. IEEE Micro 16, 4, 10-20.
38. WANG, L., ZHANG, Y., AND FENG, J. 2005. On the euclidean distance of images. IEEE Trans. Pattern Anal. Machine Intell. 27, 8, 1334-1339.
39. ZHANG, D. AND LU, G. 2003. Evaluation of similarity measurement for image rretrieval. In Proceedings of the IEEE International Conference on Neural Networks and Signal Processing. Vol. 2. 928-931.