Introducing OperaNP: A reconfigurable NoC-based platform

Canadian Conference on Electrical and Computer Engineering

Volumn , Issue , 2007, Pages 940-943

  Elmiligi, Haytham ^a   El Kharashi, M Watheq ^b   Gebali, Fayez ^a  

^a UNIVERSITY OF VICTORIA   (Canada)

^b MENTOR GRAPHICS CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORK TOPOLOGY; INTELLECTUAL PROPERTY; INTERNET PROTOCOLS; RESEARCH; ROUTERS; SWITCHING CIRCUITS; TOPOLOGY;

CONFIGURABLE; DATA ROUTING; ELECTRICAL AND COMPUTER ENGINEERING (ECE); FIXED TOPOLOGY; INTELLECTUAL PROPERTY (IP) CORES; IP CORES; NETWORK TOPOLOGIES; NEW DESIGN; NOVEL ARCHITECTURE; PROGRAMMABLE LOGICS; RE-CONFIGURABLE; RECONFIGURABLE NETWORKS; RUNNING SYSTEMS; SWITCH FABRICS;

NETWORK ARCHITECTURE;

EID: 48749104224     PISSN: 08407789     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CCECE.2007.240     Document Type: Conference Paper

References (13)

1. T. Bjerregaard and K. Mahadevan, "A survey of research and practices of network-on-chip," ACM Computing Surveys, vol. 38, pp. 1-51, Mar. 2006.
2. D. Siguenza-Tortosa and J. Nurmi, "Proteo: A new approach to network-on-chip," in Proceedings of the International Conference on Communication Systems and Network (IASTED'02), (Malaga, Spain), pp. 371-091, Sept. 9-12, 2002.
3. M. Alho and J. Nurmi, "Implementation of interface router IP for Proteo Network-on-Chip," (Poznan, Poland), Apr. 14-16, 2003. Proceedings of the 6th IEEE International Workshop on Design and Diagnostics of Electronics Circuits and Systems (DDECS'03).
4. D. Wiklund and D. Liu, "SoCBUS: Switched network on chip for hard real time embedded systems," in Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS'03), (Nice, France), p. 78a, Apr. 22-26, 2003.
5. D. Wiklund, S. Sathe, and D. Liu, "Network on chip simulations for benchmarking," in Proceedings of the 4th IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'04), (Alberta, Canada), pp. 269-274, July 19-21, 2004.
6. Z. Lu, "A user introduction to NNSE: Nostrum Network-on-Chip simulation environment," tech. rep., Royal Institute of Technology, Stockholm, Sweden, Nov. 2005.
7. Z. Lu, R. Thid, M. Millberg, E. Nilsson, and A. Jantsch, "NNSE: Nostrum network-on-chip simulation environment," (Paris, France), Feb. 16-20, 2004. Design, Automation and Test in Europe (DATE'04) University Booth Tool Demonstration.
8. A. Rǎdulescu and K. Goossens, "Communication services for networks on silicon," 2003. Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation, Marcel Dekker, 2003.
9. K. Goossens, J. van Meerbergen, A. Peeters, and P. Wielage, "Networks on silicon: Combining best-effort and guaranteed services," in Proceedings of Design, Automation and Test in Europe (DATE'02), (Paris, France), pp. 423-427, Mar. 4-8, 2002.
10. S. Kumar, A. Jantsch, M. Millberg, J. Oberg, J.-P. Soininen, M. Forsell, K. Tiensyrja, and A. Hemani, "A network on chip architecture and design methodology," in Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'02), (Pittsburgh, PA), pp. 105-112, Apr. 25-26, 2002.
11. W. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Proceedings of the 38th Design Automation Conference (DAC'01), (Las Vegas, NV), pp. 683-689, June 18-22, 2001.
12. F. Karim, A. Nguyen, and S. Dey, "An interconnect architecture for networking systems on chips," IEEE Micro, vol. 22, pp. 36-45, Sept. 2002.
13. P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, "Performance evaluation and design trade-offs for network-on-chip interconnect architectures," IEEE Transactions on Computers, vol. 54, pp. 1025-1040, Aug. 2005.