A novel 2-Bit/Cell p-channel logic programmable cell with pure 90-nm CMOS technology

IEEE Electron Device Letters

Volumn 29, Issue 8, 2008, Pages 938-940

  Chen, Ying Je ^a   Huang, Chia En ^a   Chen, Hsin Ming ^b   Lai, Han Chao ^c   Shih, J R ^c   Wu, Kenneth ^c   King, Ya Chin ^a   Lin, Chrong Jung ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b EMEMORY TECHNOLOGY INC   (Taiwan)

^c TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY   (Taiwan)

Author keywords

2 bit cell; Logic nonvolatile memory (NVM); Nitride storage node; One time programmable (OTP); P channel; Self aligned nitride (SAN)

Indexed keywords

2 BIT/CELL; APPLICATIONS.; CMOS TECHNOLOGIES; LOGIC NONVOLATILE MEMORY (NVM); NITRIDE STORAGE NODE; NON-VOLATILE; ONE-TIME PROGRAMMABLE (OTP); ONE-TIME PROGRAMMABLE MEMORIES; P-CHANNEL; SELF-ALIGNED NITRIDE (SAN);

NITRIDES;

EID: 48649086667     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2008.2000969     Document Type: Article

References (9)

1. Y.-H. Tsai, H.-M. Chen, H.-Y. Chiu, H.-S. Shih, H.-C. Lai, Y.-C. King, and C. J. Lin, "45 nm gateless anti-fuse cell with CMOS fully compatible process," in IEDM Tech. Dig., 2007, pp. 95-98.
2. C.-E. Huang, H.-M. Chen, Y.-C. King, and C.-J. Lin, "A new CMOS logic anti-fuse cell with programmable contact," in Proc. NVSMW, 2007, pp. 48-51.
3. R. S. C. Wang, R. S. J. Shen, and C. C. H. Hsu, "Neobit - High reliable logic non-volatile memory (NVM)," in Proc. IFPA, 2004, pp. 111-114.
4. 2 U-shaped nitride-based programming cell on pure 90-nm CMOS technology," IEEE Electron Device Lett., vol. 28, no. 9, pp. 837-839, Sep. 2007.
5. C.-E. Huang, H.-M. Chen, H.-C. Lai, Y.-J. Chen, Y.-C. King, and C. J. Lin, "A new self-aligned nitride MTP cell with 45 nm CMOS fully compatible process," in IEDM Tech. Dig., 2007, pp. 91-94.
6. J. Kim and K. Lee, "Three-transistor one-time programmable (OTP) ROM cell array using standard CMOS gate oxide antifuse," IEEE Electron Device Lett., vol. 24, no. 9, pp. 589-591, Sep. 2003.
7. C.-C. Shih, R. Lambertson, F. Hawley, F. Issaq, J. McCollum, E. Hamdy, H. Sakurai, H. Yuasa, H. Honda, T. Yamaoka, T. Wada, and C. Hu, "Characterization and modeling of a highly reliable metal-to-metal antifuse for high-performance and high-density field-programmable gate arrays," in Proc. IEEE IRPS, Apr. 1997, pp. 25-33.
8. B. Eitan, P. Pavam, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, "NROM: A novel localized trapping, 2-bit nonvolatile memory cell," IEEE Electron Device Lett., vol. 21, no. 11, pp. 543-545, Nov. 2000.
9. M. H. White, Y. Yang, A. Purwar, and M. L. French, "Characterization of scaled SONOS EEPROM memory devices for space and military systems," in Proc. Non-Volatile Memory Technol. Syrup., 2004, pp. 51-59.