SCOPUS 정보 검색 플랫폼 - 논문 보기

메뉴 건너뛰기

IEICE Electronics Express

Volumn 4, Issue 15, 2007, Pages 478-484

Spiral: A heuristic mapping algorithm for network on chip

(4) Mehran, Armin a,c Saeidi, Samira a,b Khademzadeh, Ahmad c Afzali Kusha, Ali d

a ISLAMIC AZAD UNIVERSITY (Iran)

b ISLAMIC AZAD UNIVERSITY (Iran)

c IRAN TELECOMMUNICATION RESEARCH CENTER (Iran)

d UNIVERSITY OF TEHRAN (Iran)

Author keywords

Mapping algorithm; Network on chip; Task graph

Indexed keywords

EID: 34548569239 PISSN: None EISSN: 13492543 Source Type: Journal
DOI: 10.1587/elex.4.478 Document Type: Article

Times cited : (30)

References (9)

1
- 84948696213
- A Network on Chip Architecture and Design Methodology
- Pittsburgh, USA, pp, April
- S. Kumar, A. Jantsch, M. Miliberg, J. Oberg, J.-P. Soininen, M. Forseli, K. Tiensyrja, and A. Hemani, "A Network on Chip Architecture and Design Methodology," in Proc. ISVLSI'02, Pittsburgh, USA, pp. 105-112, April 2002.
- (2002) Proc. ISVLSI'02 , pp. 105-112
- Kumar, S.¹ Jantsch, A.² Miliberg, M.³ Oberg, J.⁴ Soininen, J.-P.⁵ Forseli, M.⁶ Tiensyrja, K.⁷ Hemani, A.⁸

2
- 84893687806
- A Generic Architecture for On-chip Packet Switched Interconnections
- Paris, France. pp, March
- P. Guerrier and A. Greiner, "A Generic Architecture for On-chip Packet Switched Interconnections," in Proc. DATE 2000, Paris, France. pp. 250-256, March 2000.
- (2000) Proc. DATE , pp. 250-256
- Guerrier, P.¹ Greiner, A.²

3
- 46449119799
- S. Saeidi, A. Khademzadeh, and A. Mehran, SMAP: An Intelligent Mapping Tool for Network on Chip, to be presented at ISSCS 2007, PID360581, Iasi, Romania, July 2007.
- S. Saeidi, A. Khademzadeh, and A. Mehran, "SMAP: An Intelligent Mapping Tool for Network on Chip," to be presented at ISSCS 2007, PID360581, Iasi, Romania, July 2007.

4
- 27644494723
- Key Research Problems in NoC Design: A Holistic Perspective
- New Jersey, USA, pp, Sept. 19-21
- Cmit Y. Ogras and J. Hu, "Key Research Problems in NoC Design: A Holistic Perspective," in Proc. CODES+ISSS'05, New Jersey, USA, pp. 69-74, Sept. 19-21, 2005.
- (2005) Proc. CODES+ISSS'05 , pp. 69-74
- Ogras, C.Y.¹ Hu, J.²

5
- 84954421164
- Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints
- Jan
- J. Hu and R. Marculescu, "Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints," in Proc. ASP-DAC'03, pp. 233-239, Jan. 2003.
- (2003) Proc. ASP-DAC'03 , pp. 233-239
- Hu, J.¹ Marculescu, R.²

6
- 84944322013
- A Two-step Genetic Algorithm for Mapping Task Graphs to Network on Chip Architecture
- Sept
- T. Lei and S. Kumar, "A Two-step Genetic Algorithm for Mapping Task Graphs to Network on Chip Architecture," in Proc. DSD'03, pp. 180-187, Sept. 2003.
- (2003) Proc. DSD'03 , pp. 180-187
- Lei, T.¹ Kumar, S.²

7
- 16244370420
- Power Aware Communication Optimization for Network on Chips with Voltage Scalable Links
- Sept. 8-10
- D. Shin and J. Kim, "Power Aware Communication Optimization for Network on Chips with Voltage Scalable Links," in Proc. CODES + ISSS'04, Sept. 8-10, 2004, pp. 170-175.
- (2004) Proc. CODES + ISSS'04 , pp. 170-175
- Shin, D.¹ Kim, J.²

8
- 33749016034
- Power and Delay Optimization for Network on Chip
- Sept, Ireland, pp
- M. Nickray, M. Dehyadegari, and A. Afzali-Kusha, "Power and Delay Optimization for Network on Chip," in Proc. ECCTD 2005, Sept. 2005, Ireland, pp. 273-276.
- (2005) Proc. ECCTD , pp. 273-276
- Nickray, M.¹ Dehyadegari, M.² Afzali-Kusha, A.³

9
- 0003200192
- Computers and intractability: A guide to the theory of NP-completeness
- M. R. Garey and D. S. Johnson, "Computers and intractability: A guide to the theory of NP-completeness," Freeman, 1979.
- (1979) Freeman
- Garey, M.R.¹ Johnson, D.S.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.