FlexCore: Utilizing exposed datapath control for efficient computing

Proceedings - 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2007

Volumn , Issue , 2007, Pages 18-25

  Thuresson, Martin ^a   Själander, Magnus ^a   Björk, Magnus ^a   Svensson, Lars ^a   Larsson Edefors, Per ^a   Stenstrom, Per ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CODE GENERATIONS; CYCLE COUNTING; DATA PATHS; DATA-PATH UNITS; EMBEDDED APPLICATIONS; EMBEDDED COMPUTER SYSTEMS; ENERGY SAVINGS; FINE-GRAINED CONTROL; GENERAL-PURPOSE PROCESSOR; INTERNATIONAL CONFERENCES; MEMORY FOOTPRINTS; MODELING AND SIMULATION; VLSI IMPLEMENTATION;

ARCHITECTURE; BENCHMARKING; COMPUTER SYSTEMS; DECODING; EMBEDDED SYSTEMS; ENERGY CONSERVATION; GENERAL PURPOSE COMPUTERS; PIPELINE CODES; PIPELINES; PROGRAM COMPILERS;

COMPUTER ARCHITECTURE;

EID: 47749104166     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSAMOS.2007.4285729     Document Type: Conference Paper

References (21)

1. J. Hughes, K. Jeppson, P. Larsson-Edefors, M. Sheeran, P. Stenstrom, and L. J. Svensson, "FlexSoC: Combining flexibility and efficiency in SoC designs," in Proceedings of the IEEE NorChip Conference, 2003.
2. M. Reshadi, B. Gorjiara, and D. Gajski, "Utilizing horizontal and vertical parallelism with no-instruction-set compiler for custom datapaths," in International Conference on Computer Design (ICCD), October 2005.
3. J. Mårts and T. Carlqvist, "A hardware audio decoder using flexible datapaths," MSc Thesis, Chalmers University of Technology, March 2006.
4. D. A. Patterson and J. L. Hennessy, Computer Organization & Design, The Hardware/Software Interface, 2nd ed. Morgan Kaufman, 1998.
5. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-way multithreaded sparc processor," IEEE Micro, vol. 25, no. 2, pp. 21-29, 2005.
6. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai, "The impact of performance asymmetry in emerging multicore architectures," SIGARCH Comput. Archit. News, vol. 33, no. 2, pp. 506-517, 2005.
7. M. Reshadi and D. Gajski, "A cycle-accurate compilation algorithm for custom pipelined datapaths," in International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS), September 2005.
8. Physical Compiler User Guide Version W-2004.12.
9. Encounter User Guid Version 4.1.
10. M. Själander, P. Larsson-Edefors, and M. Björk, "A flexible datapath interconnect for embedded applications," in IEEE Computer Society Annual Symposium on VLSI, May 2007.
11. R. Hartenstein, "A decade of reconfigurable computing: a visionary retrospective," in Proceedings of Design, Automation and Test in Europe, 2001, March 2001, pp. 642-649.
12. Z. A. Ye, A. Moshovos, S. Hauck, and P. Banerjee, "CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit," in ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture. New York, NY, ACM Press, 2000, pp. 225-235.
13. M. B. T. et al., "Evaluation of the RAW microprocessor: An exposed-wire-delay architecture for ILP and streams," in ISCA '04: Proceedings of the 31st annual international symposium on Computer architecture. Washington, DC, USA: IEEE Computer Society, 2004, p. 2.
14. K. S. et al., "TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP," ACM Trans. Archit. Code Optim., vol. 1, no. 1, pp. 62-93, 2004.
15. B. Gorjiara, M. Reshadi, and D. Gajski, "Designing a custom architecture for DCT using NISC design flow," in ASP-DAC'06 Design Contest, 2006.
16. H. Corporaal, "Ttas: missing the ilp complexity wall," J. Syst. Archit., vol. 45, no. 12-13, pp. 949-973, 1999.
17. X. Liang, A. Athalye, and S. Hong, "Dynamic coarse grain dataflow reconfiguration technique for real-time systems design," in The 2005 IEEE International Symposium on Circuits and Systems. IEEE Computer Society, May 2005, pp. 3511-3514.
18. E. Nia and O. Fatemi, "Multimedia extensions for DLX processor," in Proceedings of the 10th IEEE International Conference on Electronics, Circuits and Systems, Dec 2003, pp. 1010 - 1013.
19. A. Cheng, G. Tyson, and T. Mudge, "FITS: framework-based instruction-set tuning synthesis for embedded application specific processors," in DAC '04: Proceedings of the 41st annual conference on Design automation. ACM Press, 2004, pp. 920-923.
20. _, "PowerFITS: Reduce dynamic and static i-cache power using application specific instruction set synthesis," in Performance Analysis of Systems and Software, 2005. ISPASS 2005. IEEE International Symposium on, 2005, pp. 32-41.
21. A. C. Cheng and G. S. Tyson, "High-quality ISA synthesis for low-power cache designs in embedded microprocessors," IBM J. Res. Dev., vol. 50, no. 2, pp. 299-309, 2006.