PowerFITS: Reduce dynamic and static i-cache power using application specific instruction set synthesis

ISPASS 2005 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn 2005, Issue , 2005, Pages 32-41

  Cheng, Allen C ^a   Tyson, Gary S ^b   Mudge, Trevor N ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b Florida State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC PROCESSOR (ASP); FRAMEWORK-BASED INSTRUCTION-SET TUNING SYNTHESIS (FITS); INSTRUCTION CACHE POWER EFFICIENCY;

COMPUTER SIMULATION; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; HAND HELD COMPUTERS; MICROPROCESSOR CHIPS; TELECOMMUNICATION SYSTEMS;

BUFFER STORAGE;

EID: 33744490125     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2005.1430557     Document Type: Conference Paper

References (29)

1. A. Cheng, G. Tyson, and T. Mudge, "FITS: Framework-based Instruction-set Tuning Synthesis for Embedded Application Specific Processors," Design Automation Conference (DAC), Jun. 2004.
2. J. Montanaro, et al, "A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor," IEEE Journal of Solid-State Circuits, Vol. 31, Nov. 1996.
3. M. Guthaus et al, "MiBench: A Free, Commercially Representative Embedded Benchmark Suite," Proc. IEEE 4th Annual Workshop on Workload Characterization, Dec. 2001.
4. T. Mudge, "Power: A First-Class Architectural Design Constraint," IEEE Computer, Vol. 34, No. 4, Apr. 2001, pp. 52-58.
5. L. Wu, C. Weaver, and T. Austin, "CryptoManiac: A Fast Flexible Architecture for Secure Communication," 28th Int. Symposium on Computer Architecture (ISCA), June 2001.
6. N. Clark, H. Zhong, and S. Mahlke, "Processor Acceleration Through Automated Instruction Set Customization," Int. Symp. on Microarchitecture (MICRO), Dec. 2003.
7. R. Priebe and C. Ussery, "A Configurable Platform for Advanced System-On-Chip Applications," ICSPAT 2000, Dallas, TX, October 2000.
8. L. Benini et al., "Selective Instruction Compression for Memory Energy Reduction in Embedded Systems," Int. Symp. on Low-Power Electronics and Design (ISLPED), Aug. 1999.
9. H. Lekatsas, J. Henkel and W. Wolf, "Code Compression for Low Power Embedded System Design," In Proceedings of the 37th Design Automation Conference (DAC), June 2000.
10. N.Kadri, S.Niar, and A.R.Baba-Ali, "Impact of Code Compression on the Power Consumption in Embedded Systems," Int. Conf. on Embedded Systems and Applications, Jun. 2003
11. IBM, "CodePack PowerPC Code Compression Utility User's Manual 3.0," IBM Corp. 1998.
12. IBM, "PowerPC Microprocessor Family: The Programming Environments for 32-Bit Microprocessors," Software Reference Manual, Pub. G522-0290-01, IBM Corp. 2000.
13. R. E. Gonzalez, "Xtensa: A configurable and extensible processor," IEEE Micro, vol. 20, no. 2, pp. 60-70, Mar-Apr 2000.
14. P. Faraboschi et al. "Lx: A technology platform for customizable VLIW embedded processing," Int. Symp. on Computer Architecture (ISCA), pages 203-213, June 2000.
15. ARM7TDMI technical Manual. ARM Ltd., http://www.arm.com
16. ARM Thumb®-2 Core Technology, ARM Ltd., http://www.arm.com/armtech/ Thumb-2.
17. K. D. Kissell, "MIPS16: High-density MIPS for the Embedded Market," in Proc. of Real Time Systems (RTS), 1997.
18. ST100 Technical Manual, STMicroelectronics, http://www.st.com.
19. ARCtangent-A5 microprocessor Technical Manual, ARC Cores, http://www.arccores.com.
20. A. Church, "An Unsolvable Problem of Elementary Number Theory," American Journal of Mathematics, 58, pp 345-363.
21. A. Turing, "On Computable Numbers, with an Application to the Entscheidungsproblem," Proceedings of the London Mathematical Society, series 2, 42, pp 230-265, 1936.
22. C. Lefurgy, E. Piccininni, and T. Mudge, "Reducing Code Size with Run-time Decompression," Int. Symp. on High-Performance Computer Architecture (HPCA), Jan. 2000.
23. A. Allan et al., "2001 Technology Roadmap for Semiconductors," Computer, Vol. 35, Issue 1, pp. 42-53, Jan. 2002.
24. N. S. Kim et al., "Leakage Current - Moore's Law Meets Static Power," IEEE Computer, pp. 68-75, Dec. 2003
25. N. S. Kim, T. Austin, T. Mudge, and D. Grunwald, "Challenges For Architectural Level Power Modeling in Power Aware Computing," Kluwer Academic Publishers, 2001.
26. SimpleScalar-ARM Power Modeling Project, http://www.eecs.umich.edu/ ~panalyzer.
27. T. Austin et al., "SimpleScalar: An Infrastructure for Computer System Modeling," IEEE Computer, Vol. 35, Feb. 2002.
28. GNU Compiler Collection, http://gcc.gnu.org/.
29. Intel Corporation, "SA-110 Microprocessor Technical Reference Manual," ftp://download.intel.com.