Integration of enhancement/depletion- mode InGaP/InGaAs doped-channel pseudomorphic HFETs for direct-coupled FET logic application

Semiconductor Science and Technology

Volumn 23, Issue 7, 2008, Pages

  Tsai, Jung Hui ^a   Weng, Tzu Yen ^a   Li, Chien Ming ^a  

^a NATIONAL KAOHSIUNG NORMAL UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ENHANCEMENT/DEPLETION MODE (E/D MODE); FET LOGIC; SATURATION VOLTAGE; SELECTIVE ETCHING;

OPTICAL DESIGN;

EID: 47749103753     PISSN: 02681242     EISSN: 13616641     Source Type: Journal    
DOI: 10.1088/0268-1242/23/7/075018     Document Type: Article

References (13)

1. Ahn H and El Nokali M 1994 IEEE Trans. Electron Devices 41 874
2. Yang M T and Chan Y J 1996 IEEE Trans. Electron Devices 43 1174
3. Yu K H, Chuang H M, Lin K W, Cheng C C, Chen J Y and Liu W C 2002 IEEE Trans. Electron Devices 49 1687
4. Passlack M, Abrokwah J K and Lucero R 2000 IEEE Electron Device Lett. 21 518
5. Laih L W, Lour W S, Tsai J H, Liu W C, Wu C Z, Thei K B and Liu R C 1995 Solid-State Electron. 39 15
6. Hwu M J, Chiu H C, Yang S C and Chan Y J 2003 IEEE Electron Device Lett. 24 381
7. Fay P, Stevens K, Elliot J and Pan N 2000 IEEE Electron Device Lett. 24 141
8. Fulkerson D E, Baier S, Nohava J and Hochhalter R 1996 Solid-State Electron. 39 461
9. Mahajan A, Fay P, Arafa M and Adesida I 1998 IEEE Trans. Electron Devices 45 338
10. Tsai M K, Tan S W, Wu Y W, Lour W S and Yang Y J 2002 Semicond. Sci. Technol. 17 156
11. Jit S, Bandhawakar G and Pal B B 2005 Solid State Electron 49 628
12. Kuroda S, Suehiro H, Miyata T, Asai S, Hanyu I, Shima M, Hara N and Takikawa M 1992 Int. Electron Devices Meeting Tech. Dig. 323
13. Anwar A F M and Webster R T 1998 IEEE Trans. Electron Devices 45 1170