Complementary heterostructure FET technology for low power, high speed digital applications

Solid-State Electronics

Volumn 39, Issue 4 SPEC. ISS., 1996, Pages 461-469

  Fulkerson, David E ^a   Baier, Steven ^a   Nohava, James ^a   Hochhalter, Rod ^a  

^a HONEYWELL TECHNOLOGY CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL CIRCUITS; HETEROJUNCTIONS; LOGIC CIRCUITS; LOGIC GATES; MATHEMATICAL TECHNIQUES; SEMICONDUCTOR DEVICES; SILICON ON INSULATOR TECHNOLOGY;

LONG ON-CHIP LINES; SPICE MODEL;

FIELD EFFECT TRANSISTORS;

EID: 0030126519     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/0038-1101(95)00166-2     Document Type: Article

References (22)

1. J. D. Meindl, V. K. De and B. Agrawal, 1993 IEEE Int. Solid St. Circuits Conf. Dig. 124 (1993).
2. B. J. Gross, H. Chuang and T. Schmerbeck, GaAs IC Symp. (1993).
3. P. Saul, Euro. III-IV Rev. 2, 27 (1989).
4. D. E. Fulkerson, IEEE Trans. Electron Devices 39, 2186 (1992).
5. D. Grider, P. Ruden, J. Nohava, R. Mactaggart, J. Stronczer, T. Nohava and S. Swirhun, IEDM Proc. 235 (1991).
6. M. V. Fischetti and S. E. Laux, IEEE Trans. Electron Devices 38, 650 (1991).
7. T. Maeda, K. Numata, M. Tokushima, M. Ishikawa, M. Fukaishi, H. Hida and Y. Ohno, GaAs IC Symp. Dig. 75 (1993).
8. M. Shikata, K. Tanaka, H. Yamada, H. Yamada, H. I. Fujishiro, S. Nishi, C. Yamagishi and M. Akiyama, IEEE J. Solid-St. Circuits 38, 1046 (1993).
9. Y. Yamane, K. Nishimura, K. Inoue and M. Tokumitsu, GaAs IC Symp. Dig. 185 (1993).
10. B. Davari, W.-H. Chang, K. E. Petrillo, C. Y. Wong, D. Moy, Y. Taur, M. R. Wordeman, J. Y.-C. Sun, C. C.-H. Hsu and M. R. Polcari, IEEE Trans. Electron Devices 39, 967 (1992).
11. T. M. Liu, G. M. Chin, D. Y. Jeon, M. D. Morris, V. D. Archer III, R. W. Johnson, M. Tarsia, H. H. Kim, M. Cerullo, K. F. Lee, J. M. J. Sung, K.-S. Lau, T.-Y. Chiu, A. M. Voshchenkov and R. G. Swartz, IEEE Trans. Electron Devices 41, 1546 (1994).
12. T. Drummond, H. Morkoc and M. Shur, IEEE Electron Device Lett. EDL-3, 339 (1982).
13. W.-H. Chant, B. Davari, M. R. Wordeman, Y. Taur, C. C.-H. Hsu and M. D. Rodriguez, IEEE Trans. Electron Devices 39, 959 (1992).
14. M. J. Sherony, L. T. Su, J. E. Chung and D. A. Antoniadis, IEEE Trans. Electron Devices 41, 276 (1994).
15. T. C. Hsaiao, N. A. Kistler and J. C. S. Woo, IEEE Electron Device Lett. 15, 45 (1994).
16. K. Takeuchi and M. Fukuma, IEEE Trans. Electron Devices 41, 623 (1994).
17. J. K. Abrokwah, J. H. Huang, W. Ooms, C. Shurboff, J. A. Hallmark, R. Lucero, J. Gilbert, B. Bernhardt and G. Hansell, GaAs IC Symp. Dig. 127 (1993).
18. D. E. Fulkerson, IEEE J. Solid-St. Circuits 26, 70 (1991).
19. K. Yano, T. Yamanaka, T. Nishida, M. Saito, K. Shimohigashi and A. Shimizu, IEEE J. Solid-St. Circuits 25, 388 (1990).
20. HR2000 Gate Array Family, Preliminary Library Data. Honeywell Solid State Electronics Center, MN (1993).
21. LCA200K Compacted Array Turbo Series. LSI Logic, Milpitas, CA (1991).
22. D. E. Fulkerson, IEEE Trans. Electron Devices 39, 745 (1992).