-
1
-
-
33747744687
-
-
N-InAlAs/InGaAs HEMT DCFL inverter fabricated using Pt-based gate and photochemical dry etching, IEICE vol. 10, pp. 1165-1171, 1992.
-
N. Harada, S. Kuroda, and K. Hikosaka, "N-InAlAs/InGaAs HEMT DCFL inverter fabricated using Pt-based gate and photochemical dry etching," IEICE Trans., vol. 10, pp. 1165-1171, 1992.
-
Trans.
-
-
Harada, N.1
Kuroda, S.2
Hikosaka, K.3
-
2
-
-
0027696288
-
-
Frequency divider using InAlAs/InGaAs HEMT DCFL-NOR gates, vol. 29, pp. 2100-2101, 1993.
-
N. Harada, S. Kuroda, Y. Watanabe, and K. Hikosaka, "Frequency divider using InAlAs/InGaAs HEMT DCFL-NOR gates," Electron. Lett., vol. 29, pp. 2100-2101, 1993.
-
Electron. Lett.
-
-
Harada, N.1
Kuroda, S.2
Watanabe, Y.3
Hikosaka, K.4
-
3
-
-
0026391947
-
-
Pt-based gate enhancement-mode InAlAs/InGaAs HEMT's for large-scale integration, in
-
N. Harada, S. Kuroda, T. Katakami, K. Hikosaka, T. Mimura, and M. Abe, "Pt-based gate enhancement-mode InAlAs/InGaAs HEMT's for large-scale integration," in Proc. 3rd Int. Conf. InP and Rel. Mat., 1, pp. 377-380
-
Proc. 3rd Int. Conf. InP and Rel. Mat., 1, Pp. 377-380
-
-
Harada, N.1
Kuroda, S.2
Katakami, T.3
Hikosaka, K.4
Mimura, T.5
Abe, M.6
-
4
-
-
0002972344
-
-
0.52As layers, vol. 65, pp. 755-757, 1994.
-
0.52As layers," Appl. Phys. Lett., vol. 65, pp. 755-757, 1994.
-
Appl. Phys. Lett.
-
-
Fricke, A.1
Stareev, G.2
Kummetz, T.3
Sowada, D.4
Mahnss, J.5
Kowalsky, W.6
Ebeling, K.7
-
5
-
-
0030085596
-
-
High-performance InP-based enhancement-mode HEMT's using nonalloyed ohmic contacts and Pt-based buried-gate technologies, vol. 43, pp. 252-257, 1996.
-
K. Chen, T. Enoki, K. Maezawa, K. Aral, and M. Yamamoto, "High-performance InP-based enhancement-mode HEMT's using nonalloyed ohmic contacts and Pt-based buried-gate technologies," IEEE Trans. Electron. Devices, vol. 43, pp. 252-257, 1996.
-
IEEE Trans. Electron. Devices
-
-
Chen, K.1
Enoki, T.2
Maezawa, K.3
Aral, K.4
Yamamoto, M.5
-
6
-
-
3242840395
-
-
High-performance enhacement mode high electron mobility transistors (E-HEMT's) lattice matched to InP, vol. 32, pp. 1037-1038, 1996.
-
A. Mahajan, P. Fay, C. Caneau, and I. Adesida, "High-performance enhacement mode high electron mobility transistors (E-HEMT's) lattice matched to InP," Electron. Lett., vol. 32, pp. 1037-1038, 1996.
-
Electron. Lett.
-
-
Mahajan, A.1
Fay, P.2
Caneau, C.3
Adesida, I.4
-
7
-
-
0026908331
-
-
Process for enhancement/depletion-mode GaAs/InGaAs/AlGaAs pseudomorphic MODFET's using selective wet gate recessing, vol. 28, pp. 1633-1634, 1992.
-
M. Tong, K. Nummila, J.-W. Seo, A. Ketterson, and I. Adesida, "Process for enhancement/depletion-mode GaAs/InGaAs/AlGaAs pseudomorphic MODFET's using selective wet gate recessing," Electron. Lett., vol. 28, pp. 1633-1634, 1992.
-
Electron. Lett.
-
-
Tong, M.1
Nummila, K.2
Seo, J.-W.3
Ketterson, A.4
Adesida, I.5
-
8
-
-
0026940016
-
-
InAlAs/InGaAs/InP MODFET's with uniform threshold voltage obtained by selective wet gate recess, vol. 13, pp. 525-527, 1992.
-
M. Tong, K. Nummila, A. Ketterson, I. Adesida, C. Caneau, and R. Bhat, "InAlAs/InGaAs/InP MODFET's with uniform threshold voltage obtained by selective wet gate recess," IEEE Electron. Device Lett., vol. 13, pp. 525-527, 1992.
-
IEEE Electron. Device Lett.
-
-
Tong, M.1
Nummila, K.2
Ketterson, A.3
Adesida, I.4
Caneau, C.5
Bhat, R.6
-
9
-
-
0026927886
-
-
Mesa-sidewall gate leakage in InAlAs/InGaAs heterostructure field-effect transistors, vol. 39, pp. 2037-2043, 1992.
-
S. Bahl, M. Leary, and J. del Alamo, "Mesa-sidewall gate leakage in InAlAs/InGaAs heterostructure field-effect transistors," IEEE Trans. Electron. Devices, vol. 39, pp. 2037-2043, 1992.
-
IEEE Trans. Electron. Devices
-
-
Bahl, S.1
Leary, M.2
Del Alamo, J.3
-
10
-
-
0022807083
-
-
GaAs/AlGaAs and InGaAs/AlGaAs MODFET inverter simulations, 33, pp. 1626-1634, 1986.
-
A. Ketterson and H. Morkoc, "GaAs/AlGaAs and InGaAs/AlGaAs MODFET inverter simulations," IEEE Trans. Electron. Devices, vol. ED-33, pp. 1626-1634, 1986.
-
IEEE Trans. Electron. Devices, Vol. ED
-
-
Ketterson, A.1
Morkoc, H.2
|