XENoC - An eXperimental network-on-chip environment for parallel distributed computing on NoC-based MPSoC architectures

Proceedings of the 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing, PDP 2008

Volumn , Issue , 2008, Pages 141-148

  Joven, Jaume ^a   Font Bach, Oriol ^b,c,d   Castells Rufas, David ^a   Martinez, Ricardo ^b   Teres, Lluis ^b   Carrabina, Jordi ^a  

^a CEPHIS MISE   (Spain)

^b INSTITUTO DE MICROELECTRÓNICA DE BARCELONA   (Spain)

^c CENTRE TECNOLÒGIC DE TELECOMUNICACIONS DE CATALUNYA CTTC   (Spain)

^d CTTC ^*

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DATA STORAGE EQUIPMENT; DISTRIBUTED COMPUTER SYSTEMS; ELECTRIC NETWORK TOPOLOGY; HYPERTEXT SYSTEMS; INFORMATION MANAGEMENT; MARKUP LANGUAGES; MESSAGE PASSING; NETWORK ARCHITECTURE; PARALLEL PROCESSING SYSTEMS; PARALLEL PROGRAMMING; QUERY LANGUAGES; SOFTWARE DESIGN; SPECIFICATIONS; XML;

CO-DESIGN METHODOLOGY; DISTRIBUTED COMPUTING; DISTRIBUTED MEMORIES; EXTENSIBLE MARKUP LANGUAGE (XML); FPGA BOARDS; MESSAGE PASSING INTERFACE (MPI); MPSOC ARCHITECTURES; NETWORK-ON-CHIP (NOC); PARALLEL APPLICATIONS; PARALLEL-PROGRAMMING MODELS; SOFTWARE COMPONENTS; SYSTEM LEVELS; VERILOG HDL; XML SPECIFICATIONS;

ROUTERS;

EID: 47349123749     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PDP.2008.24     Document Type: Conference Paper

References (22)

1. Ahmed Amine Jerraya, Wayne Wolf. The Morgan Kaufmann Series in Systems on Silicon, "Multiprocessor Systems-on-Chips", ISBN: 0-12385-251-X, 2005
2. Ahmed Amine Jerraya, Amer Baghdadi, Wander Cesário, Lovic Gauthier, Damien Lyonnard, Gabriela Nicolescu, Yanick Paviot, Sungjoo Yoo. "Application-Specific Multiprocessor Systems-on-Chip". 2001
3. Benini, L.; De Micheli, G. "Networks on chips: a new SoC paradigm", IEEE Computer, v. 35(1), Jan. 2002, pp. 70-78
4. Kumar, S., Jantsch, A., Soininen, J.-P., Forsell, M., Millberg, M., Oberg, J., Tiensyrja, K., Hemani, A., "A network on chip architecture and design methodology", VLSI, 2002. Proceedings. IEEE Computer Society Annual Symposium on, vol., no.pp. 105-112, 2002
5. Axel Jantsch, Hannu Tenhunen, "Networks on chip", Kluwer Academic Publishers, Hingham, MA, 2003
6. A. L. Sangiovanni-Vincentelli, et al, "Platform-based design and software design methodology for embedded systems", Design & Test of Computers, IEEE, Nov/Dec 2001
7. Soininen, J.P., Jantsch, A., Forsell, M., Pelkonen, A., Kreku, J., Kumar, S., "Extending platform-based design to network on chip systems", Proceedings. 16th International Conference on VLSI Design 2003, vol., no.pp. 401- 408, 4-8 Jan. 2003
8. The SPIRIT Consortium at webpage http://www.spiritconsortium.org/home
9. Coppola, M.; Locatelli, R.; Maruccia, G.; Pieralisi, L. & Scandurra, A. Spidergon: a novel on-chip communication network. International Symposium on System-On-Chip, 2004.
10. Luciano Bononi, Nicola Concer. "Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh", DATE '06: Proceedings of the conference on Design, automation and test in Europe, 2006
11. Srinivasan Murali, Giovanni De Micheli, "SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs", dac, pp. 914-919, Design Automation Conference, 41st Conference on (DAC'04), 2004
12. Bertozzi, D., Benini, L. "Xpipes: A Network-on-chip Architecture for Gigascale Systems-on-chip", IEEE Circuits and Systems Magazine, 4(2), pp 18-31,2004
13. Chan, J. & Parameswaran, S. NoCGEN: A Template Based Reuse Methodology for Networks on Chip Architecture. Proceedings of the 17th International Conference on VLSI Design, 2004.
14. Luciano Ost, Aline Mello, José Palma, Fernando Moraes and Ney Calazans, MAIA: a framework for networks on chip generation and verification, ASP-DAC '05: Proceedings of the 2005 conference on Asia South Pacific design automation, pp. 49-52, 2005
15. Jingcao Hu, Marculescu, R., "Application-specific buffer space allocation for networks-on-chip router design", Computer Aided Design, 2004. ICCAD-2004. LEEE/ACM International Conference on, vol., no.pp. 354- 361, 7-11 Nov. 2004
16. Jerraya, A.A.; Wolf, W., "Hardware/software interface codesign for embedded systems", Computer, vol.38, 63- 69, Feb. 2005
17. Goossens, K.; Dilissen, J.; Prakash, O.; González, S.; Râdulescu, A. & Rijpkema, E. A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SoC Design and Verification. Proceedings of Design Automation and Test in Europe, 2005.
18. David C. Black, Jack Donovan. "SystemC from the ground up", Kluwer Academic Publisher, ISBN: 1-4020-7988-5, May 2004
19. Rijpkema, E., Goossens, K., Radulescu, A., Dielissen, J., van Meerbergen, J., Wielage, P., Waterlander, E., "Tradeoffs in the design of a router with both guaranteed and besteffort services for networks on chip" Computers and Digital Techniques, LEE Proceedings-, vol.150, 2003
20. Virtual Socket Interface Alliance. Virtual Component Interface Standard, OCB Specification 2, Version 1.0, March 2000., available from http://www.vsi.org
21. A. Geist, A. Beguelin, J. Dongarra, W. Jiang, R. Manchek and V. S. Sunderam, "PVM: Parallel Virtual Machine", MIT Press, 1994.
22. Walker, D., and Dongarra, J. "MPI: A standard message passing interface", Supercomputer, Jan 1996