Functions and architectures for LDPC decoding

2007 IEEE Information Theory Workshop, ITW 2007, Proceedings

Volumn , Issue , 2007, Pages 577-583

  Jones, C ^a   Dolinar, S ^a   Andrews, K ^a   Divsalar, D ^a   Zhang, Y ^b   Ryan, W ^b  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^b University of Arizona   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CYBERNETICS; DECODING; INFORMATION THEORY;

(E ,2E) THEORY; (MIN ,MAX ,+) FUNCTIONS; BELIEF PROPAGATION (BP); DYNAMIC RANGE (DR); INVERSE FUNCTIONS; LDPC DECODING; LOW DENSITY PARITY; MESSAGE PASSING ARCHITECTURES; OPTIMAL FUNCTIONS; OPTIMAL TECHNIQUES;

MESSAGE PASSING;

EID: 46749145386     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ITW.2007.4313138     Document Type: Conference Paper

References (19)

1. R. G. Gallager, Low Density Parity Check Codes. Cambridge, MA: MIT Press, 1963.
2. A. Blanksby and C. Howland, "A 690mw 1Gb/s, rate-1/2 low-density parity-check code decoder," IEEE Journal of Solid-State Circuits, vol. 37, pp. 404-412, Mar. 2002.
3. E. Yeo, P. Pakzad, B. Nikolic and V. Anantharam, "VLSI architectures for iterative decoders in magnetic recording channels," IEEE Trans. Magnetics, vol. 37, pp. 784-755, Mar. 2001.
4. T. Zhang and K. K. Parhi, "A 54Mbps (3,6)-regular FPGA LDPC decoder," IEEE Workshop on Signal Processing Systems, pp. 127-132, Oct. 2002.
5. T. Richardson and R. Urbanke, "Methods and apparatus for decoding LDPC codes," United States Patent 6,633,856, Oct. 14, 2003.
6. M. M. Mansour and N. R. Shanbhag, "High-throughput LDPC decoders," IEEE Transactions on VLSI Systems, vol. 11, no. 6, 2003.
7. S. Olcer, "Decoder architecture for array-code-based LDPC codes." IEEE Global Telecommunications Conference, vol. 4, pp. 2046-2050, Dec. 2003.
8. F. Guilloud, "Generic architecture for LDPC codes decoding," Ph.D. dissertation, Telecom Paris, 2004.
9. Z. Wang, Y Chen, and K. K. Parhi, "Area efficient decoding of quasicyclic low density parity check codes," Proc. of IEEE International Conf. on Acoustics, Speech, and Signal Processing, vol. 5, May 2004, pp. 49-52.
10. Z. Wang and Q. Jia, "A 170Mbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA," The 2006 IEEE International Symposium on Circuits and Systems, 21-24 May 2006, pp. 5095-5098.
11. L. Sun, B. V. K. Vijaya Kumar, "Field programmable gate array implementation of a generalized decoder for structured low-density paritycheck codes," IEEE International Conference on Field Programmable Technology, 2004.
12. Se-Hyeon Kang and In-Cheol Park, "Loosely coupled memory-based decoding architecture for low density parity check codes," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 53, pp. 1045-1056, May 2006.
13. E. Eleftheriou, T. Mittelholzer, and A. Dholakia,"A reduced-complexity decoding algorithm for low-density parity-check codes", IEE Electron. Letters, vol. 37, pp. 102-104, Jan. 2001.
14. J. Chen, A. Dholakia, E. Eleftheriou, M.P.C. Fossorier, H. Xiao-Yu, "Reduced-Complexity Decoding of LDPC Codes", IEEE Transactions on Communications, vol. 53, pp. 1288-1299, Aug. 2005.
15. D. E. Knuth, "The Art of Computer Programming", Reading, MA. Addison Wesley, 1973, vol. 3, pp. 181-242.
16. C. Jones, E. Valles, M. Smith, and J. Villasenor, "Approximate- Min* constraint node updating for LDPC code decoding", Proc. IEEE Military Communications Conference (MILCOM), vol. 1, pp. 157-162, Oct. 2004.
17. D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices", IEEE Trans. Inf. Theory, vol. 45, no. 3, pp. 399-431, Mar. 1999.
18. J. Thorpe,"Low Density Parity Check (LDPC) Codes Constructed from Protographs", JPL INP Progress Report 42-154, Aug. 2003.
19. X. Hu, E. Eleftheriou, D. Arnold, A. Dholakia, "Efficient implementations for the sun-product algorithm for decoding LDPC codes", Proc. IEEE Internation Conference on Communications, 2001.