Multi-Domain Clock Skew Scheduling

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 801-808

  Ravindran, Kaushik ^a   Kuehlmann, Andreas ^a,b   Sentovich, Ellen ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b CADENCE DESIGN SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; CONSTRAINT THEORY; ITERATIVE METHODS; OPTIMIZATION; PHASE SHIFT; SCHEDULING;

CLOCK SKEW SCHEDULING; MULTIPLE CLOCKING DOMAINS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 0348040094     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iccad.2003.159768     Document Type: Conference Paper

References (13)

1. J. P. Fishburn, "Clock skew optimization," IEEE Transactions on Computers, vol. 39, pp. 945-951, July 1990.
2. C. Leiserson and J. Saxe, "Optimizing synchronous systems," Journal of VLSI and Computer Systems, vol. 1, pp. 41-67, January 1933.
3. G. Even, I. Y. Spillinger, and L. Stok, "Retiming revisited and reversed," IEEE Transactions on Computer-Aided Design, vol. 15, pp. 348-357, March 1996.
4. K. M. Carrig, "Chip clocking effect on performace for IBM's SA-27E ASIC technology," IBM Micronews, vol. 6, no. 3, pp. 12-16, 2000.
5. M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik, "Chaff: Engineering an efficient SAT solver," in Proceedings of the 38th ACM/IEEE Design Automation Conference, (Las Vegas, Nevada), pp. 530-535, June 2001.
6. S. M. Burns, Performance Analysis and Optimization of Asynchronous Circuits. PhD thesis, California Institute of Technology, Pasadena, CA, December 1991.
7. T. H. Cormen, C. E. Leiserson, and R. L. Rivest, Introduction to Algorithms. The MIT Electr. Eng. and Computer Science Series, MIT Press/McGraw Hill, 1990.
8. R. E. Deokar and S. S. Sapatnekar, "A graph-theoretic approach to clock skew optimization," in Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 407-410, 1994.
9. C. Albrecht, B. Korte, J. Schietke, and J. Vygen, "Cycle time and slack optimization for vlsi-chips," in Digest of Technical Papers of the IEEE International Conference on Computer-Aided Design, pp. 232-238, November 1999.
10. N. E. Young, R. E. Tarjan, and J. B. Orlin, "Faster parametric shortest path and minimum balance algorithms," Networks, vol. 21, no. 2, pp. 205-221, 1991.
11. M. Toyonaga, K. Kurokawa, T. Yasui, and A. Takahashi, "A practical clock tree synthesis for semi-synchronous circuits," in Proceedings of the 2000 International Symposium on Physical Design, pp. 159-164, 2000.
12. D. P. Singh and S. D. Brown, "Constrained clock shifting for field programmable gate arrays," in Proc. of the ACM Internat. Symp. on FPGAs, pp. 121-126, 2002.
13. E. Sentovich, K. Singh, C. Moon, H. Savoj, R. Brayton, and A. Sangiovanni-Vincentelli, "Sequential circuit design using synthesis and optimization," in Proc. of the Internat. Conf. on Computer Design (ICCD'92), pp. 328-333, 1992.