-
1
-
-
0028736141
-
-
"In the driver's seat of BooleDozer," in
-
D. Brand, R. Damiano, L. van Ginneken. and A. Drumm. "In the driver's seat of BooleDozer," in Proc. IEEE Int. Conf. Computer Design. Oct. 1994, pp. 518-521.
-
Proc. IEEE Int. Conf. Computer Design. Oct. 1994, Pp. 518-521.
-
-
Brand, D.1
Damiano, R.2
Van Ginneken, L.3
Drumm, A.4
-
2
-
-
0024913805
-
-
"Combinational profile of sequential benchmark circuits," in
-
F. Brglcz, D. Bryan, and K. Kozminski, "Combinational profile of sequential benchmark circuits," in Proc. Int. Symp. Circuits Syst., May 1989, pp. 1929-1934.
-
Proc. Int. Symp. Circuits Syst., May 1989, Pp. 1929-1934.
-
-
Brglcz, F.1
Bryan, D.2
Kozminski, K.3
-
3
-
-
0028413136
-
-
"Symbolic model checking for sequential circuit verification,"
-
J. Buich, E. Clarke, D. Long, K. McMillan, and D. L. Dill, "Symbolic model checking for sequential circuit verification," IEEE Trans. Computer-Aided Design, vol. 13, pp. 401-424, Apr. 1994.
-
IEEE Trans. Computer-Aided Design, Vol. 13, Pp. 401-424, Apr. 1994.
-
-
Buich, J.1
Clarke, E.2
Long, D.3
McMillan, K.4
Dill, D.L.5
-
4
-
-
0027005294
-
-
"Performance optimization of sequential circuits by eliminating retiming bottlenecks," in
-
S. Dey, M. Potkonjak, and S.G. Rotweiler. "Performance optimization of sequential circuits by eliminating retiming bottlenecks," in Tech. Dig. Papers Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1992, pp. 504-509.
-
Tech. Dig. Papers Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1992, Pp. 504-509.
-
-
Dey, S.1
Potkonjak, M.2
Rotweiler, S.G.3
-
5
-
-
0001784067
-
-
"A small test generator for large designs," in
-
S. Kundu, L. Huisman, I. Nair, V. Iyengar, and L. Reddy, "A small test generator for large designs," in Proc. Int. Test Conf., Sept. 1992, pp. 30-40.
-
Proc. Int. Test Conf., Sept. 1992, Pp. 30-40.
-
-
Kundu, S.1
Huisman, L.2
Nair, I.3
Iyengar, V.4
Reddy, L.5
-
6
-
-
0020716303
-
-
"Optimizing synchronous systems,"
-
[61 C. Leiserson and J. Saxe, "Optimizing synchronous systems," J. VLSI Computer Syst., vol. 1, no. 1, pp. 41-67, 1983.
-
J. VLSI Computer Syst., Vol. 1, No. 1, Pp. 41-67, 1983.
-
-
Leiserson, C.1
Saxe, J.2
-
7
-
-
0026005478
-
-
"Retiming synchronous circuitry,"
-
"Retiming synchronous circuitry," Algorithmica, vol. 6, no. I, pp. 5-35, 1991.
-
Algorithmica, Vol. 6, No. I, Pp. 5-35, 1991.
-
-
-
8
-
-
0025742042
-
-
"Retiming and resynthesis: Optimizing sequential networks with combinational techniques,''
-
S. Malik, E. Sentovich, R. Brayton, and A. Sangiovanni-Vincentelli, "Retiming and resynthesis: Optimizing sequential networks with combinational techniques,'' IEEE Trans. Computer-Aided Design, vol. 10, pp. 74-84, Jan. 1991.
-
IEEE Trans. Computer-Aided Design, Vol. 10, Pp. 74-84, Jan. 1991.
-
-
Malik, S.1
Sentovich, E.2
Brayton, R.3
Sangiovanni-Vincentelli, A.4
-
9
-
-
0025794584
-
-
"Synchronous logic synthesis: Algorithms for cycle-time minimization,"
-
G. D. Micheli, "Synchronous logic synthesis: Algorithms for cycle-time minimization," IEEE Trans. Cumputer-Aided Design, vol. 10, pp. 63-73, Jan. 1991.
-
IEEE Trans. Cumputer-Aided Design, Vol. 10, Pp. 63-73, Jan. 1991.
-
-
Micheli, G.D.1
-
10
-
-
0029214276
-
-
"The validity of retiming sequential circuits," in
-
V. Singhal. C. Pixley, R. Rudell, and R. Brayton, "The validity of retiming sequential circuits," in Proc. 32nd Design Automation Conf., San Fransisco, CA. June 12-16, 1995, pp. 316-321.
-
Proc. 32nd Design Automation Conf., San Fransisco, CA. June 12-16, 1995, Pp. 316-321.
-
-
Singhal, V.1
Pixley, C.2
Rudell, R.3
Brayton, R.4
-
11
-
-
33747652511
-
-
"Computing the initial states of retimed circuits,"
-
H. Touati and R. Brayton, "Computing the initial states of retimed circuits," IEEE Trans. Computer Aided Design, vol. 12, pp. 157-162, Jan. 1993.
-
IEEE Trans. Computer Aided Design, Vol. 12, Pp. 157-162, Jan. 1993.
-
-
Touati, H.1
Brayton, R.2
|