Delay insertion method in clock skew scheduling

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2005, Pages 47-54

  Taskin, Baris ^a   Kourtev, Ivan S ^a  

^a University of Pittsburgh   (United States)

Author keywords

Clock skew; Delay insertion; Linear programming; Optimization; Re convergent paths

Indexed keywords

ALGORITHMS; DELAY CIRCUITS; LINEAR PROGRAMMING; OPTIMIZATION; PARAMETER ESTIMATION; TOPOLOGY;

CLOCK SKEW; DELAY INSERTION; RE-CONVERGENT PATHS;

SCHEDULING;

EID: 29144466710     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1055137.1055149     Document Type: Conference Paper

References (20)

1. T. M. Burks, K. A. Sakallah, and T. N. Mudge. Critical paths in circuits with level-sensitive latches. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VLSI-3(2):273-291, June 1995.
2. S. C. Chan, P. J. Restle, N. K. James, and R. L. Franch. A 4.6 ghz resonant global clock distribution network. In IEEE International Solid-State Circuits Conference Digest of Technical Papers, pages 341-343, 2004.
3. M. R. Dagenais and N. C. Rumin. On the calculation of optimal clocking parameters in synchronous circuits with level-sensitive latches. IEEE Transactions on Computer-Aided Design, CAD-8(3):268-278, March 1989.
4. J. P. Fishburn. Clock skew optimization. IEEE Transactions on Computers, C-39(7):945-951, July 1990.
5. D. Harris. Skew-Tolerant Circuit Design, Morgan Kaufmann Publishers, 2001.
6. S. Held, B. Korte, J. Massberg, M. Ringe, and J. Vygen. Clock scheduling and clocktree construction for high performance asics. Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 232-239, November 2003.
7. ILOG, France. ILOG CPLEX 7.1 User's Manual, 2001.
8. G. Jung, V. Perepelitsa, and G. E. Sobelman. Time borrowing in high-speed functional units using skew-tolerant domino circuits. Proceedings of the IEEE ISCAS 2000, pages 641-644, May 2000.
9. I. S. Kourtev and E. G. Friedman. Timing Optimization Through Clock Skew Scheduling. Kluwer Academic Publishers, 2000.
10. J. Lee, D. T. Tang, and C. K. Wong. A timing analysis algorithm for circuits with level-sensitive latches. IEEE Transactions on Computer-Aided Design, CAD-15(5):535-543, May 1996.
11. I. Lin, J. A. Ludwig, and K. Eng. Analyzing cycle stealing on synchronous circuits with level-sensitive latches. Proceedings of the 29th ACM/IEEE Design Automation Conference, pages 393-398, June 1992.
12. F. O'Mahony, C. Yue, M. Horowitz, and S. Wong. Design of a 10ghz clock distribution network using coupled standing-wave oscillators. In Proceedings of the Design Automation Conference, pages 682-687, 2003.
13. K. Ravindran, A. Kuehlmann, and E. Sentovich. Multi-domain clock skew scheduling. In Proceedings of IEEE/ACM International Conference on Computer-Aided Design, pages 801-808, November 2003.
14. c: Timing verification and optimal clocking of synchronous digital circuits. Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 552-555, November 1990.
15. K. A. Sakallah, T. N. Mudge, and O. A. Olukotun. Analysis and design of latch-controlled synchronous digital circuits, IEEE Transactions on Computer-Aided Design, CAD-11(3):322-333, March 1992.
16. N. Shenoy, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Minimum padding to satisfy short path constaints. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 156-161, November 1993.
17. B. Taskin and I. S. Kourtev. Linear timing analysis of soc synchronous circuits with level-sensitive latches. In Proceedings of the 2002 IEEE ASIC/SOC Conference, pages 358-362. September 2002.
18. B. Taskin and I. S. Kourtev. Performance optimization of single-phase level-sensitive circuits using time borrowing and clock skew scheduling. In Proceedings of the ACM/IEEE International Workshop on Timing in the Specification and Synthesis of Digital Systems, December 2002.
19. nd edition, 1991.
20. J. Wood, S. Lipa, P. Franzon, and M. Steer. Multi-gigahertz low-power low-skew rotary clock scheme. In IEEE International Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001, pages 400-401, February 2001.