Prophet/critic hybrid branch prediction

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 250-261

  Falcón, Ayose ^a   Stark, Jared ^b   Ramirez, Alex ^a   Lai, Konrad ^b   Valero, Mateo ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MICROARCHITECTS; MISSPECULATION; PIPELINE FLUSHES; PROPHETS;

COMPUTER SIMULATION; ELECTRIC POTENTIAL; ENCODING (SYMBOLS); ENERGY UTILIZATION; FREQUENCIES; INFORMATION ANALYSIS; TECHNOLOGY;

PROGRAM PROCESSORS;

EID: 4644295624     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (33)

1. H. Akkary, R. Rajwar, and S. T. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In Proceedings of the 35th Annual Intl. Symposium an Microarchitecture, pages 423-434, Dec. 2003.
2. P.-Y. Chang, M. Even, and Y. N. Patt Improving branch prediction accuracy by reducing pattern history table interference. In Proceedings of the Intl. Conference on Paral lel Architectures and Compilation Techniques, pages 48-57, Oct. 1996.
3. P.-Y. Chang, E. Hao, and Y. N. Patt. Alternative implementations of hybrid branch predictors. In Proceedings of the 28th Annual Intl. Symposium on Microarchitecture, pages 252-257, Nov. 1995.
4. I.-C. K. Chen, J. T. Coffey, and T. N. Mudge. Analysis of branch prediction via data compression. In Proceedings of the 7th Intl. Conference on Architectural Support for Programming Languages and Operating Systems, pages 128-137, Oct. 1996.
5. A. N. Eden and T. N. Mudge. The YAGS branch prediction scheme. In Proceedings of the Intl. Conference on Parallel Architectures and Compilation Techniques, pages 69-77, Oct. 1998.
6. M. Evers, P.-Y. Chang, and Y. N. Patt. Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches. In Proceedings of the 23rd Annual Intl. Symposium on Computer Architecture, pages 3-11, May 1996.
7. M. Evers, S. J.Patel, R. S. Chapell, and Y. N. Patt. An analysis of correlation and predictability: What makes two-level branch predictors work. In Proceedings of the 25th Annual Intl. Symposium on Computer Architecture, pages 52-61, June 1998.
8. M. Evers and T.-Y. Yeh. Understanding branches and designing branch predictors for high-performance microprocessors. Proceedings of the IEEE, 89(11):1610-1620, Nov. 2001.
9. D. Grunwald, A. Klauser, S. Manne, and A. Pleszkun. Confidence estimation for speculation control. In Proceedings of the 25th Annual Intl. Symposium on Computer Architecture, pages 122-131, June 1998.
10. L. Gwennap. Digital 21264 sets new standard. Microprocessor Report, 10(14):24-36, Oct. 1996.
11. E. Hao, P.-Y. Chang, and Y. N. Patt. The effect of speculatively updating branch history on branch prediction accuracy, revisited. In Proceedings of the 27th Annual Intl. Symposium on Microarchitecture, pages 228-232, Dec. 1994.
12. E. Jacobsen, E. Rotenberg, and J. E. Smith, Assigning confidence to conditional branch predictions. In Proceedings of the 29th Annual Intl. Symposium on Microarchitecture, pages 142-152, Dec. 1996.
13. D. A. Jiménez. Fast path-based neural branch prediction. In Proceedings of the 35th Annual Intl. Symposium on Microarchitecture, pages 243-252, Dec. 2003.
14. D. A. Jiménez. Reconsidering complex branch predictors. In Proceedings of the 9th Intl. Conference on High Performance Computer Architecture, pages 43-52, Feb. 2003.
15. D. A. Jiménez, S. W. Redder, and C. Lin. The impact of delay on the design of branch predictors. In Proceedings of the 33rd Annual Intl. Symposium on Microarchitecture, pages 67-76, Dec. 2000.
16. D. A. Jiménez and C. Lin. Neural methods for dynamic branch prediction. ACM Transactions on Computer Systems, 20(4):369-397, Nov. 2002.
17. S. Jourdan, T.-H. Hsing, J. Stark, and Y. N. Patt. The effects of mispredicted-path execution on branch prediction structures. In Proceedings of the Intl. Conference on Parallel Architectures and Compilation Techniques, pages 58-67, Oct. 1996.
18. T. Juan, S. Sanjeevan, and J. J. Navarro. Dynamic history-length fitting: A third level of adaptivity for branch prediction. In Proceedings of the 25th Annual Intl. Symposium on Computer Architecture, pages 155-166, June 1998.
19. G. H. Loh and D. S. Henry. Predicting conditional branches with fusion-based hybrid predictors. In Proceedings of the Intl. Conference on Parallel Architectures and Compilation Techniques, pages 165-176, Sept. 2002.
20. S. McFarling. Combining branch predictors. Technical Report TN-36, Compaq Western Research Lab., June 1993.
21. P. Michaud and A. Seznec. A comprehensive study of dynamic global history branch prediction. Technical Report 1406, IRISA, June 2001.
22. A. Peleg and U. Weiser. Dynamic flow instruction cache memory organized around trace segments independent of virtual address line. U.S. Patent Number 5.381.533, Jan. 1995.
23. A. Ramirez, O. J. Santana, J. L. Larriba-Pey, and M. Valero. Fetching instruction streams. In Proceedings of the 36th Annual Intl. Symposium on Microarchitecture, pages 371-382, Nov. 2002.
24. G. Reinman, T. Austin, and B. Calder. A scalable front-end architecture for fast instruction delivery. In Proceedings of the 26th Annual Intl. Symposium on Computer Architecture, pages 234-245, May 1999.
25. A. Seznec. Redundant history skewed perception predictors: Pushing limits on global history branch predictors. Technical Report 1554, IRISA, Sept. 2003.
26. A. Seznec, S. Felix, V. Hrishnan, and Y. Sazeides. Design tradeoffs for the EV8 conditional branch predictor. In Proceedings of the 29th Annual Intl. Symposium on Computer Architecture, pages 295-306, May 2002.
27. A. Seznec and A. Fraboulet. Effective ahead pipelining of instruction block address generation. In Proceedings of the 30th Annual Intl. Symposium on Computer Architecture, pages 241-252, June 2003.
28. A. Seznec and P. Michaud. Dealiased hybrid branch predictors. Technical Report PI-1229, IRISA, Feb. 1999.
29. J. E. Smith. Is there anything more to learn about high performance processors? Keynote Address at the 2003 International Conference on Supercomputing, June 2003.
30. E. Sprangle and D. Carmean. Increasing processor performance by implementing deeper pipelines. In Proceedings of the 29th Annual Intl. Symposium on Computer Architecture, pages 25-34, May 2002.
31. J. Stark, M. Evers, and Y. N. Patt. Variable length path branch prediction. In Proceedings of the 8th Intl. Conference on Architectural Support for Programming Languages and Operating Systems, pages 170-179, Oct. 1998.
32. L. N. Vintan and M. Iridon. Towards a high performance neural branch predictor. In Proceedings of the International Joint Conference on Neural Networks, volume 2, pages 868-873, July 1999.
33. T.-Y. Yeh and Y. N. Part. Alternative implementations of two-level adaptive branch prediction. In Proceedings of the 19th Annual Intl. Symposium on Computer Architecture, pages 124-134, 1992.