Design automation for analog: The next generation of tool challenges

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 458-460

  Rutenbar, Rob A ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Analog; Computer aided design; Integrated circuits; Mixed signal

Indexed keywords

COMPUTER AIDED DESIGN; DESIGN; ELECTRIC CURRENTS; WAVES;

ANALOG DESIGNS; COMPUTER-AIDED DESIGN; DESIGN AUTOMATION (DA); DESIGN PRODUCTIVITY; INTERNATIONAL CONFERENCES; MODELING TECHNIQUES; SYNTHESIS (OF CHIRAL IONIC LIQUIDS);

SPICE;

EID: 46149093485     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320157     Document Type: Conference Paper

References (18)

1. G. Gielen, R. Rutenbar, "Computer-Aided Design Of Analog And Mixed-Signal Integrated Circuits," Proceedings of the IEEE, Vol. 88, No. 12, pp. 1825-1854, December 2000.
2. R. A. Rutenbar, G. G. E. Gielen, B. Antao, eds., Computer-Aided Design of Analog Integrated Circuits and Systems, Wiley-IEEE Press, April 2002.
3. J. Roychowdhury, G.Gielen, R.A. Rutenbar, "Hierarchical Modeling, Optimization and Synthesis for System-Level Analog and RF Designs," Proceedings of the IEEE, to appear, 2007.
4. M. Krasnicki, R. Phelps, R. A. Rutenbar, L. R. Carley "MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells," in Proc. ACM/IEEE DAC, June 1999.
5. R. Phelps, M. Krasnicki, R. A. Rutenbar, L. R. Carley, "A Case Study of Synthesis for Industrial-Scale Analog IP: Redesign of the Equalizer/Filter Frontend for an ADSL CODEC", Proc. ACM/IEEE DAC, June 2000.
6. J.M. Conn, D.J. Garrod, R.A. Rutenbar and L.R. Carley, Analog Device-Level Layout Automation, 285 pp., Kluwer Academic Publishers, Boston, MA, 1994. ISBN: 0-7923-9431-3.
7. A.H. Shah, Neolinear, S Dugalleix and F Lemery, "High-Performance CMOS-Amplifier Design Uses Front-To-Back Analog Flow," EDN, 10/31/2002.
8. E Hennig, R. Sommer, L. Charlack, " An Automated Approach For Sizing Complex Analog Circuits In A Simulation-Based Flow," Proc. Design Automation and Test, Europe (DATE), March 2002.
9. K. Oda, L. Prado, and A. J. Gadient, "A New Methodology for Analog/Mixed-Signal (AMS) SoC Design that Enables AMS Design Reuse and Achieves Full-Custom Performance", Proc. ACM/IEEE Electronic Design Processes Workshop (EDP), April 2002.
10. Silicon Integration Initiative (Si2), www.si2.org.
11. M. Hershenson, "Design Of Pipeline Analog-To-Digital Converters Via Geometric Programming", Proc. ACM/IEEE ICCAD, Nov. 2002.
12. Y.-T. Chien, D. Chen, J.-H. Lou, G.-K. Ma, R. A. Rutenbar, and T. Mukherjee, "Designer-Driven Topology Optimization for Pipelined Analog to Digital Converters," in Design Automation and Test in Europe (DATE 2005), March 2005, pp. 279-280.
13. Y.-T. Chien, L.-R. Huang, W.-T. Chen, G.-K. Ma, and T. Mukherjee, "SPEED: Synthesis of High-Performance Large Scale Analog/Mixed Signal Circuit," in IEEE Int'l Symp. on Technology, System and Applications, Design, Automation and Test (VLSI-TSA-DAT '05), April 27-29, 2005, Hsinchu, Taiwan.
14. J. Zou, D. Mueller, H. Graeb, U. Schlichtmann, "A CPPLL Hierarchical Optimization Methodology Considering Jitter, Power And Locking Time," Proc. ACM/IEEE DAC, July 2006, pp. 19-24.
15. G..G.E. Gielen, T. McConaghy, T. Eeckelaert, "Performance Space Modeling For Hierarchical Synthesis Of Analog Integrated Circuits," Proc. ACM/IEEE DAC, June 2005, pp. 881-886.
16. S. K. Tiwary, P. K. Tiwary, R. A. Rutenbar, "Generation Of Yield-Aware Pareto Surfaces For Hierarchical Circuit Design Space Exploration," Proc. ACM/IEEE DAC, July 2006, pp. 31 - 36.
17. X. Li, J. Wang, W. Chiang and L. Pileggi, Performance-Centering Optimization for System-Level Analog Design Exploration", Proceedings of the ACM/IEEE ICCAD, November 2005.
18. X. Li, P. Gopalakrishnan, Y. Xu and L. Pileggi, "Robust Analog/RF Circuit Design With Projection-Based Posynomial Modeling," Proc. ACM/IEEE ICCAD, pp. 855-862, 2004.