Performance space modeling for hierarchical synthesis of analog integrated circuits

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 881-886

  Gielen, Georges ^a   McConaghy, Trent ^a   Eeckelaert, Tom ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Hierarchical Synthesis

Indexed keywords

COMPUTATIONAL COMPLEXITY; HIERARCHICAL SYSTEMS; OPTIMIZATION; PRODUCTIVITY;

AUTOMATED MODELING; HIERARCHICAL SYNTHESIS; PERFORMANCE SPACE MODELING;

INTEGRATED CIRCUITS;

EID: 27944461897     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193939     Document Type: Conference Paper

References (48)

1. A. Agarwal, H. Sampath, V. Yelamanchili, and R. Vemuri. Fast and accurate parasitic capacitance models for layout-aware. In Proceedings Design Automation Conference, pages 145-150, 2004.
2. G. Alpaydin, S. Balkir, and G. Dundar. An Evolutionary Approach to Automatic Synthesis of High-Perform an ce Analog Integrated Circuits. IEEE Trans. on Evol. Computation, 7(3):240-252, 2003.
3. K. Antreich, J. Eckmueller, H. Graeb, M. Pronath, F. Schenkel, R. Schwencker, and S. Zizala. WiCkeD: Analog Circuit Synthesis Incorporating Mismatch. In Proceedings Custom Integrated Circuits Conference, 2000.
4. Cadence. NeoCircuit Product. Inc http://www.cadence.com, 2005.
5. Cadence. UltraSim Product. http://www.cadence.com, 2005.
6. H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt, E. Liu, A. Malvasi, A. L. Sangiovanni-Vincentelli, and I. Vassiliou, A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits. Kluwcr Academic Publishers, 1997.
7. J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, editors. Analog Device-Level Layout Automation. Kluwer Academic Publishers, 1994.
8. W. Daems, G. Gielen, and W. Sansen. Simulation-Based Generation of Posynomial Performance Models for the Sizing of Analog Integrated Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(5):517-534, 2003.
9. F. De Bernardinis, M. I. Jordan, and A. L. Sangiovanni-Vincentelli. Support Vector Machines for Analog Circuit Performance Representation. In Proceedings Design Automation Conference, pages 964-969, 2003.
10. B. De Smedt and G. G. E. Gielen. Holmes: Capturing the Yield-Optimized Design Space Boundaries of Analog and RF Integrated Circuits. In Proceedings Design Automation and Test in Europe Conference, page 10256, 2003.
11. B. De Smedt and G. G. E. Gielen. WATSON: Design Space Boundary Exploration and Model Generation for Analog and RF IC Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(2):213-224, Feb. 2003.
12. A. Uoboli, N. Dhanwada, A. Nunez-Aldana, and R. Vemuri. A Two-Layer Library-Based Approach to Synthesis of Analog Systems from VHDL AMS Specifications. ACM Transactions on Design Automation of Electronic System, 9(2):238-271, Apr. 2004.
13. N. Dong and J. Roychowdhury. Piecewise Polynomial Nonlinear Model Order Reduction. In Proceedings Design Automation Conference, pages 484-489, 2003.
14. S. Donnay, G. G. E. Gielen, W. Sansen, W. Kruiskamp, D. Leenaerts, S. Buytaert, K. Marent, M. Buckens, and C. Das. Using Top-Down CAD Tools for Mixed Analog/Digital ASIC's: a Practical Design Case. Journal of Analog Integrated Circuits and Signal Processing, 10:101-117, 1996.
15. T. Eeckelaert, T. McConaghy, and G. G. E. Gielen. Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-optimal Performance Hypersurfaces. In Proceedings Design Automation and Test in Europe Conference, pages 1070-1075, 2005.
16. G. Gielen and W. Sansen. Symbolic Anaysis for Automated Design of Analog Integrated Circuits. Kluwer, 1991.
17. G. E. Gielen. Computer-Aided Design of Analog and Mixed-Signal Integrated Circuits. In R. Rutenbar, G. Gielen, and B. Antao, editors, Computer Aided Design of Analog Integrated Circuits and Systems, chapter 1, pages 3-30. IEEE Press, Piscataway, NJ, 2002.
18. R. Harjani and J. Shao, Feasibility and Performance Region Modeling of Analog an Digital Circuits. Journal of Analog Integrated Circuits and Signal Processing, 10(1):23-43, June 1996.
19. M. Hershenson. Design of Pipeline Analog-To-Digital Converters Via Geometric Programming. In Proceedings IEEE/ACM International Conference on Computer Aided Design, pages 317-324, 2002.
20. M. Hershenson, S. Boyd, and T. Lee. GPCAD: A Tool for CMOS Op-Amp Synthesis. In Proceedings IEEE/ACM International Conference on Computer Aided Design, pages 296-303, 1998.
21. T. Kiely and G. G. E. Gielen. Performance Modeling of Analog Integrated Circuits Using Least-Squares Support Vector Machines- In Proceedings Design Automation and Test in Europe Conference, pages 448-453, 2004.
22. M. Krasnicki, R. Phelps, R. A. Rutenbar, and L. R. Carley. MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells. In Proceedings Design Automation Conference, pages 945-950, 1990.
23. H. Liu, A. Singhee, R. Rutenbar, and L. Carley. Remembrance of Circuits Past: Macromodeling by Data Mining in Large Analog Design Spaces. In Proceedings Design Automation Conference, pages 437 442, 2002.
24. T. McConaghy, T. Eeckelaert, and G. G. E. Gielen. CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via Canonical Form Functions and Genetic Programming. In Proceedings Design Automation and Test in Europe Conference, Mar 2005.
25. T. McConaghy and G. Gielen. Analysis of Simulation-Driven Numerical Performance Modeling Techniques for Application to Analog Circuit Optimization. In ISCAS, May 2005.
26. MentorGraphics. Eldo Mach Product, http://www.mentor.com, 2005.
27. Muneda. WiCkeD Product, http://www.muneda.com, 2005.
28. Nassda. Haim Product, http://www.nasada.com, 2005.
29. Orora. Arsyn Product, http://www.orora.com, 2005.
30. R. Phelps, M. Krasnicki, R. A. Rutenbar, L. R. Carley, and J. R. Hellums. A Case Study of Synthesis for Industrial-Scale Analog IP: Redesign of the Equalizer/Filter Frontend for an ADSL CODEC. In Proceedings Design Automation Conference, pages 1-6, 2000.
31. J. Phillips. A Statistical Perspective on Nonlinear Model Order Reduction. In Behavioral Modeling and Simulation Workshop, 2003.
32. J. Phillips:2003a, J. Afonso, A. Oliveira, and L. Silveira. Analog Macromodeling Using Kernel Methods. In Proceedings IEEE/ACM International Conference on Computer Aided Design, pages 446-443, 2003.
33. L. Pillage and R. Rohrer. Asymptotic Waveform Evaluation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 352-366, April 1990.
34. M. Rewienski and J. White. A Trajectory Piecewise-Linear Approach to Model-Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices. In Proceedings IEEE/ACM International Conference on Computer Aided Design, pages 252-257, 2001.
35. D. Root, J. Wood, and N. Tufillaro. New Techniques for Non-linear Behavioral Modeling of Microwave/RF ICs from Simulation and Nonlinear Microwave Methods. In Proc. the ACM International Symposium on Physical Design, pages 76-83, 2000.
36. J. Roychowdhury. Automated Macromodel Generation for Electronic Systems. In Behavioral Modeling and Simulation Workshop, 2003.
37. F. Schenkel, M. Pronath, S. Zizala, R. Schwencker, H. Graeb, and K. Antreich. Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search. In Proceedings Design Automation Conference, 2001.
38. G. Stehr, H. Graeb, and K. Antreich. Feasibility Regions and their Significance to the Hierarchical Optimization of Analog and Mixed-Signal Systems. International Series of Numerical Mathematics, 146:167-184, 2003.
39. G. Stehr, H. Graeb, and K. Antreich. Performance Trade-off Analysis of Analog Circuit By Normal-Boundary Intersection. In Proceedings Design Automation Conference, pages 958-963, 2003.
40. Synopsys. Circuit Explorer Product. http://www.synopsys.com, 2005.
41. Synopsys. Nanosim Product. http://www.synopsys.com, 2005.
42. G. Van der Plas, G- Debyser, F. Leyn, K. Lampaert, J. Vandenbussche, G. G. E. Gielen, W. Sansen, P. Veselinovic, and D. Leenaerts. AMGIE - A Synthesis Environment for CMOS Analog Integrated Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(9):1037-1058, Sept. 2001.
43. D. A. Van Veldhuizen. Multiobjective Evolutionary Algorithms: classifications, analysis, and new innovations. PhD thesis, Air Force Institute of Technology, Wright-Patterson AFB, USA, June 1999.
44. P. Vancorenland, G. V. der Plas, M. Steyaert, G. Gielen, and W. Sansen. A Layout-aware Synthesis Methodology for RF Circuits. In Proceedings IEEE/ACM International Conference on Computer Aided Design, pages 358-, 2001.
45. G. Wolfe, M. Ding, and R. Vemuri. Adaptive Sampling and Modeling of Analog Circuit Performance Parameters. In Proc. VLSI-SOC, pages 142-, 2003.
46. G. Wolfe and R. Vemuri. Extraction and Use of Neural Network Models in Automated Synthesis of Operational Amplifiers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(2), 2003.
47. G. Zhang, E. A. Dengi, R. A. Rohrer, R. A. Rutenbar, and L. R. Carley. A Synthesis Flow Toward Fast Parasitic Closure for Radio-Frequency Integrated Circuits. In Proceedings Design Automation Conference, pages 155-158, 2004.
48. E. Zitzler, K. Deb, and L. Thiele. Comparison of Multiobjective Evolutionary Algorithms: Empirical Results. Evolutionary Computation, 8(2):173-195, 2000.