Application-specific customization of parameterized FPGA soft-core processors

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 261-268

  Sheldon, David ^a   Kumar, Rakesh ^b   Lysecky, Roman ^c   Vahid, Frank ^a   Tullsen, Dean ^b  

^a University of California Riverside   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c University of Arizona

Author keywords

Customization; FPGA; Parameterized platforms; Soft core processors; Tuning

Indexed keywords

APPLICATION-SPECIFIC; COMPUTER-AIDED DESIGN; CORE MICROPROCESSORS; DESIGN CONSTRAINTS; EMBEDDED SOFTWARES; EXHAUSTIVE SEARCH; FIELD PROGRAMMABLE GATE ARRAY (FPGA); FLOATING-POINT UNIT (FPU); FPGA DEVICES; IN ORDER; INTERNATIONAL CONFERENCES; MICROPROCESSOR ARCHITECTURES; OPTIMAL RESULTS; PARAMETERIZED; PERFORMANCE DATA; SIZE CONSTRAINTS; SOFT CORES; SOFT-CORE PROCESSORS; SOFT-CORES; SOFTWARE EXECUTION; SOLUTION SPACES; SPEED UPS; SYNTHESIS (OF CHIRAL IONIC LIQUIDS); XILINX FPGA;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BENCHMARKING; COMPUTER AIDED DESIGN; DESIGN; DIGITAL ARITHMETIC; HEURISTIC PROGRAMMING; MICROPROCESSOR CHIPS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 46149087310     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320146     Document Type: Conference Paper

References (21)

1. Abraham, S. G., B. R. Ral. Efficient design space exploration in PICO. International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2000.
2. Altera Corp. Excalibur Embedded Processor. http://www.altera.com/ products/devices/excalibur/exc-index.html, 2005.
3. Altera Corp. Nios II Processors. http://www.altera.com/products/ip/ processors/nios2/ni2-index.html, 2005.
4. Atmel Corp. FPSLIC (AVR with FPGA). http://www.atmel.com/products/FPSLIC/ , 2005.
5. Cong, J., Y. Fan, G. Han, Z. Zhang. Application-Specific Instruction Generation for Configurable Processor Architectures, FPGA 2004.
6. EEMBC. http://www.eembc.org/, 2005.
7. Givargis, T., F. Vahid. Platune: A Tuning Framework for System-on-a-Chip Platforms. IEEE Transactions on Computer Aided Design, Vol. 21, No. 11, Nov. 2002, pp. 1317-1327.
8. Givargis, T., F. Vahid, .J. Henkel. System-level Exploration for Pareto-optimal Configurations in Parameterized Systems-on-a-chip, Intl. Conf. on Computer-Aided Design (ICCAD), 2001.
9. Mishra, P., N. Dutt, and A. Nicolau. Functional Abstraction driven Design Space Exploration of Heterogeneous Programmable Architectures. International Symposium on System Synthesis, 2001.
10. Mohanty, S., Prasanna, V. K., Neema, S., and Davis, J. Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation. Joint Conference on Languages, Compilers and Tools For Embedded Systems, 2002
11. Palermo, G., C. Silvano, S. Valsecchi, V. Zaccaria. A System-Level Methodology for Fast Multi-Objective Design Space Exploration. Great Lakes Symposium on VLSI (GLVLSI), 2003.
12. Palesi, M., T. Givargis. Multi-Objective Design Space Exploration Using Genetic Algorithms. International Workshop on Hardware/Software Codesign (CODES), 2002.
13. Sherwood, T., Oskin, M., and Calder, B. Balancing design options with Sherpa. 2004. International Conference on Compilers, Architecture, and Synthesis For Embedded Systems (CASES), 2004.
14. Szymanek, R. F. Catthoor, and K. Kuchcinski. Time-Energy Design Space Exploration for Multi-Layer Memory Architectures. Design, Automation and Test in Europe (DATE), 2004.
15. Tensilica, Inc. The XPRES Compiler: Triple-Threat Solution to Code Performance Challenges. http://www.tensilica.com/pdf/XPRES-Triple- Threat_Solution.pdf, 2005.
16. Toth, P. Dynamic Programming Algorithms for the Zero-One Knapsack Problem. Computing 25, pp. 29-45, 1980.
17. Xilinx, Inc. MicroBlaze Soft Processor Core. http://www.xilinx.com/xlnx/ xebiz/designResources/ip_product_details.jsp?key=micro_blaze , 2005.
18. Xilinx, Inc. Virtex-4 Platform FPGA. http://www.xilinx.com/products/ silicon_solutions/fpgas/virtex/virtex4/index.htm, 2005.
19. Yamada, T., S. Kataoka and K. Watanabe. Heuristic and Exact Algorithms for the Disjunctively Constrained Knapsack Problem. Information Processing Society of Japan Journal, Vol. 43, No. 9 (2002), 2864-2870.
20. Yiannacouras, P., J. G. Steffan, and J. Rose. Application-Specific Customization of Soft Processor Microarchitecture. FPGA 2006.
21. Zhang, C., F. Vahid and R. Lysecky. A Self-Tuning Cache Architecture for Embedded Systems. ACM Transactions on Embedded Computing Systems (TECS), Vol. 3, No. 2, May 2004