Efficient design space exploration in PICO

Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems

Volumn , Issue , 2000, Pages 71-79

  Abraham, Santosh G ^a   Rau, B R ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

Automated design; Design space decomposition; Hierarchical evaluation; Multi objective optimization; Multiple criteria optimization

Indexed keywords

COMPUTER HARDWARE; HIERARCHICAL SYSTEMS; OPTIMIZATION; SYSTEMS ANALYSIS;

MULTI-OBJECTIVE OPTIMIZATION;

EMBEDDED SYSTEMS;

EID: 0034592341     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/354880.354891     Document Type: Conference Paper

References (15)

1. V. Pareto, "Cours d'economic politique," Rouge, Laussanne, Switzerland, 1896.
2. Y.Y. Haimes and D. Li, "Hierarchical multiobjective analysis for large-scale systems: Review and current status," Automatica, vol. 24, no. 1, pp. 53-69, 1988.
3. J. Yang and T.-S. Chang, "Multiobjective scheduling for IC sort and test with a simulation testbed," IEEE Trans. Semiconductor Manufacturing, vol. 11, no. 2, pp. 304-315, 1998.
4. S.G. Abraham, B.R. Rau, and R. Schreiber, "Fast design space exploration through validity and quality filtering of subsystem designs," Technical Report HPL-2000-98, Hewlett-Packard Laboratories, http://www.hpl.hp.com/techreports2000/HPL-2000-98.html July 2000.
5. V. Kathail, M.S. Schlansker, and B.R. Rau, "HPL PlayDoh Architecture Specification: Version 1.1," Technical Report HPL-93-80 (R. 1), Hewlett-Packard Laboratories, Feb. 2000 (originally published as "HPL PlayDoh Architecture Specification: Version 1.0", Feb. 1991).
6. R. Schreiber, et al., "High-level synthesis of non-programmable hardware accelerators," Technical Report HPL-2000-31, Hewlett-Packard Laboratories, http://www.hpl.hp.com/techpubs/2000/HPL-2000-31.pdf May 2000.
7. R. Schreiber, et al., "High-level synthesis of nonprogrammable hardware accelerators," Proc. ASAP, June 2000.
8. S.G. Abraham and S.A. Mahlke, "Automatic and efficient evaluation of memory hierarchies for embedded systems," Proc. Int. Symp. Microarchitecture, pp. 114-125, Haifa, Israel, Nov. 1999.
9. S.G. Abraham and S.A. Mahlke, "Automatic and efficient evaluation of memory hierarchies for embedded systems," Technical Report HPL-1999-132, Hewlett-Packard Laboratories, http://www.hpl.hp.com/techreports/1999/HPL-1999-132.html Nov. 1999.
10. R.A. Sugumar and S.G. Abraham, "Efficient Simulation of Caches under Optimal Replacement with Applications to Miss Characterization," Proc. ACM SIGMETRICS Conf., pp. 24-35, 1993.
11. R.A. Sugumar and S.G. Abraham, "Multi-configuration simulation algorithms for the evaluation of computer architecture designs," CSE-TR-173-93, CSE Division, University of Michigan, Ann Arbor, 1993.
12. E. Zitzler and L. Thiele, "Multiobjective evolutionary algorithms: A comparative case study and the strength Pareto approach," IEEE Trans. Evolutionary Computation, vol. 3, no. 4, pp. 257-271, Nov. 1999.
13. O. Bentz, J.M. Rabaey, and D. Lidsky, "A dynamic design estimation and exploration environment," Proc. 34th ACM Design Automation Conf. (DAC), pp. 190-195, June 1997.
14. L. Guerra, M. Potkonjak, and J. Rabaey, "A methodology for guided behavioral-level optimization," Proc. 35th ACM Design Automation Conf. (DAC), pp. 309-314, June 1998.
15. H.P. Peixoto, et al., "The design space layer: Supporting early design space exploration for core-based design," Proc. Design and Test in Europe (DATE), pp. 676-683, Mar. 1999.