Balancing design options with sherpa

CASES 2004: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2004, Pages 57-68

  Sherwood, Timothy ^a   Oskin, Mark ^b   Calder, Brad ^c  

^a University of California   (United States)

^b UNIVERSITY OF WASHINGTON   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Application specific processor (ASIP); Area minimization; Computer architecture; Design space exploration; Peicewise linear model

Indexed keywords

AUTOMATION; COMPUTER SOFTWARE; INTEGER PROGRAMMING; OPTIMIZATION; PROGRAM PROCESSORS; PROJECT MANAGEMENT;

AREA MINIMIZATION; DESIGN SPACE EXPLORATION; PIECEWISE LINEAR MODEL; SUB-PROBLEMS;

COMPUTER ARCHITECTURE;

EID: 29144433566     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1023833.1023843     Document Type: Conference Paper

References (30)

1. S. Abraham, B. Rau, R. Schreiber, G. Snider, and M. Schlansker. Efficient design space exploration in pico. In Proc. of International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 71-79, San Jose, California, November 2000.
2. S. G. Abraham and S. A. Mahlke. Automatic and efficient evaluation of memory hierarchies for embedded systems. In 32nd International Symposium on Microarchitecture, 1999.
3. Anant Agarwal, Mark Horowitz, and John Hennessy. An analytical cache model. ACM Transactions on Computer Systems, 7(2):184-215, 1989.
4. ARC. Whitepaper: Customizing a soft microprocessor core. http://www.arccores.com, 2001.
5. L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A scalable architecture based on single-chip multiprocessing. In 27th Annual International Symposium on Computer Architecture, Vancouver, Canada, June 2000.
6. M. Berkelaar. lp solve: a mixed integer linear program solver, ftp://ftp.es.ele.tue.nl/pub/lp_solve, September 1997.
7. D. C. Burger and T. M. Austin. The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madison. June 1997.
8. Paolo Faraboschi, Geoffrey Brown, Joseph A. Fisher, Giuseppe Desoli, and Fred Homewood. Lx: a technology platform for customizable vliw embedded processing. In 27th Annual International Symposium on Computer Architecture, pages 203-213, 2000.
9. J. A. Fisher, P. Faraboschi, and G. Desoli. Custom-fit processors: Letting applications define architectures. In 29th International Symposium on Microarchitecture, pages 324-335, December 1996.
10. Joseph A. Fisher. Customized instruction-sets for embedded processors. In Proceedings of the Design Automation Conference, 1999, pages 253-257, 1999.
11. T. Givargis and F. Vahid. Platune: A tuning framework for system-on-a-chip platforms. IEEE Transactions on Computer Aided Design, 21(11), November 2002.
12. T. Givargis, F. Vahid, and J. Henkel. System-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip. In International Conference on Computer Aided Design, November 2001.
13. R. E. Gonzalez. Xtensa: A configurable and extensible processor. IEEE Micro, 20(2):60-70, March-April 2000.
14. G. Hadjiyiannis, P. Russo, and S. Devadas. A methodology for accurate performance evaluation in architecture exploration. In In Proceedings of the Design Automation Conference (DAC 99), pages 927-932, 1999.
15. M. Itoh, S. Higaki, J. Sato, A. Shiomi, Y. Takeuchi, A. Kitajima, and M. Imai. Effectiveness of the asip design system peas-iii in design of pipelined processors. In In Proceedings of Asia and South Pacific Desing Automation Conference 2001 (ASP-DAC 2001), pages 649-654, 2001.
16. Ralph Weper Jurgen Teich, Michael Thies. Efficient architecture/compiler co-exploration for asips dirk fischer. In International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, October 2001.
17. E. Lawler and D. Wood. Branch and bound methods: A survey. Operations Research, 14(291):699-719, 1966.
18. S. Leibson. Xscale (strongarm-2) muscles in. Microprocessor Report, September 2000.
19. T. Morimoto, K. Saito, H. Nakamura, T. Boku, and K. Nakazawa. Advanced processor design using hardware description language aidl. In In Proceedings of Asia and South Pacific Desing Automation Conference 1997 (ASP-DAC 1997), pages 387-390, 1997.
20. J. Mulder. An area model for on-chip memories and its applications. IEEE Journal of Solid States Circuits, 26(2).-98-106, February 1991.
21. M. Puig-Medina. G. Ezer, and P. Konas. Verification of configurable processor cores. In Proceedings of the Design Automation Conference (DAC2000), pages 426-431, 2000.
22. G. Reinman and N. Jouppi. Cacti version 2.0. http://www.research.digital. com/wrl/people/jouppi/CACTI.html, June 1999.
23. S. Santhanam. Strongarm 110: A 160mhz 32b 0.5w cmos arm processor. In Proceedings of HotChips VIII, pages 119-130, 1996.
24. T. Sherwood and B. Calder. Automated design of finite state machine predictors for customized processors. In Annual International Symposium on Computer Architecture, June 2001.
25. C. Snyder. Synthesizable core makeover: Is lexra's seven-stage pipelined core the speed king? In Microprocessor Report. June 2001.
26. C.D. Snyder. Fpga processors cores get serious. Microprocessor Report, 14(9), September 2000.
27. A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. In Proceedings of the Conference on Programming Language Design and Implementation, pages 196-205. ACM, 1994.
28. Rabin A. Sugumar and Santosh G. Abraham. Set-associative cache simulation using generalized binomial trees. ACM Transactions on Computer Systems, 13(1):32-56, 1995.
29. S. Wilton and N. Jouppi. Cacti: An enhanced cache access and cycle time model. In IEEE Journal of Solid-State Circuits, May 1996.
30. Lisa Wu, Chris Weaver, and Todd Austin. Cryptomaniac: a fast flexible architecture for secure communication. In 28th Annual International Symposium on Computer Architecture, pages 110-119, 2001.