Application-specific customization of soft processor microarchitecture

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2006, Pages 201-210

  Yiannacouras, Peter ^a   Steffan, J Gregory ^a   Rose, Jonathan ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Application specific; ASIP; Customization; Embedded processor; FPGA; Microarchitecture; Nios; RTL generation; Soft processor; SPREE

Indexed keywords

BENCHMARKING; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS;

APPLICATION SPECIFIC; ASIP; CUSTOMIZATION; MICROARCHITECTURE; NIOS; RTL GENERATION; SOFT PROCESSORS; SPREE;

PARALLEL PROCESSING SYSTEMS;

EID: 33745813573     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1117201.1117231     Document Type: Conference Paper

References (20)

1. ARCtangent. http://www.arc.com.
2. Dhrystone 2.1. http://www.freescale.com.
3. MicroBlaze. http://www.xilinx.com/microblaze.
4. Nios II. http://www.altera.com/products/ip/processors/nios2.
5. RATES - A Reconfigurable Architecture TEsting Suite. http://www.eecg.utoronto.ca/~lesley/benchmarks/rates/.
6. Stretch. http://www.stretchinc.com.
7. XiRisc. http://www.micro.deis.unibo.it/~campi/XiRisc/.
8. Xtensa. http://www.tensilica.com.
9. R. Cliff. Altera Corporation. Private Comm, 2005.
10. R. Dimond, O. Mencer, and W. Luk. CUSTARD - A Customisable Threaded FPGA Soft Processor and Tools. In International Conference on Field Programmable Logic (FPL), August 2005.
11. M. Guthaus and et al. MiBench: A free, comercially representative embedded benchmark suite. In In Proc. IEEE 4th Annual Workshop on Workload Characterisation, December 2001.
12. M. Itoh, S. Higaki, J. Sato, A. Shiomi, Y. Takeuchi, A. Kitajima, and M. Imai. PEAS-III: An ASIP Design Environment, September 2000.
13. D. M. Lewis and et al. The Stratix™ routing and logic architecture. In International symposium on Field-programmable gate arrays, pages 12-20, 2003.
14. P. Metzgen. Optimizing a High-Performance 32-bit Processor for Programmable Logic. In International Symposium on System-on-Chip, 2004.
15. P. Mishra, A. Kejariwal, and N. Dutt. Synthesis-driven Exploration of Pipelined Embedded Processors. In VLSI Design, pages 921-926, 2004.
16. K. Morris. Embedded Dilemma. http://www.fpgajournal.com/articles/embedded.htm, November 2003.
17. J. Turley. Survey: Who uses custom chips. Embedded Systems Programming, August 2005.
18. P. Yiannacouras. SPREE. http://www.eecg.utoronto.ca/~yiannac/SPREE/.
19. P. Yiannacouras. The Microarchitecture of FPGA-Based Soft Processors. Master's thesis, University of Toronto, 2005. http://www.eecg.toronto.edu/~jayar/pubs/theses/Yiannacouras/PeterYiannacouras. pdf.
20. P. Yiannacouras, J. Rose, and J. G. Steffan. The Microarchitecture of FPGA Based Soft Processors. In CASES'05: International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pages 202-212. ACM Press, 2005.