A system-level methodology for fast multi-objective design space exploration

Proceedings of the IEEE Great Lakes Symposium on VLSI

Volumn , Issue , 2003, Pages 92-95

  Palermo, G ^a   Silvano, C ^a   Valsecchi, S ^a   Zaccaria, V ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

Design Space Exploration; Embedded Systems; Low Power Design; System Level Methodologies

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; ENERGY UTILIZATION;

DESIGN SPACE EXPLORATION (DSE);

EMBEDDED SYSTEMS;

EID: 0038037531     PISSN: 10661395     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/764808.764833     Document Type: Conference Paper

References (12)

1. N. Vijaykriahnan, M. Kandemir, M.J. Irwin, H.S. Kim, and W. Ye. Energy-driven integrated hardware-software optimizations using simplepower. In ISCA 2000: 2000 International Symposium on Computer Architecture, Vancouver BC, Canada, June 2000.
2. Y. Li and J. Henkel. A framework for estimating and minimizing energy dissipation of embedded hw/sw systems. In DAC-35: ACM/IEEE Design Automation Conference, June 1998.
3. T. M. Conte, K. N. Menezes, S. W. Sathaye, and M. C. Toburen. System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 8(2):129-137, Apr. 2000.
4. David Brooks, Vivek Tiwari, and Margaret Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In Proceedings ISCA 2000, pages 83-94, 2000.
5. N. Bellas, I. N. Hajj, D. Polychronopoulos, and G. Stamoulis. Architectural and compiler techniques for energy reduction in high-performance microprocessors. IEEE Transactions on Very Large Scale of Integration (VLSI) Systems, 8(3), June 2000.
6. Tony D. Givargis, Frank Vahid, and Jörg Henkel. Evaluating power consumption of parameterized cache and bus architectures in system-on-a-chip designs. IEEE Transactions on Very Large Scale of Integration (VLSI) Systems, 9(4), August 2001.
7. K. Keutzer, S. Malik, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli. System level design: Orthogonolization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12):1523-1543, December 2000.
8. A. Aho, J. Hopcroft, and J. Ullman, Data Structures and Algorithms. Addison-Wesley, Reading, MA, USA, 1983.
9. Anatoly A. Zhigljavsky. Theory of global random search, volume 65. Kluwer Academic Publishers Group, Dordrecht, 1991.
10. Tony D. Givargis and Frank Vahid. Platune: a tuning framework for system-on-a-chip platforms. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 21(11):1317-1327, November 2002.
11. M. Palesi and T Givargis. Multi-objective design space exploration using genetic algorithms. In Proceedings of the Tenth International Symposium on Hardware/Software Codesign, 2002. CODES 2002, May 6-8 2002.
12. S. Valsecchi. An algorithm for the efficient exploration of the architectural design space for microprocessor-based systems. M.S. Thesis, Dipartimento di Elettronica e Informazione, Politecnico di Milano, 2002.